NDLI: On the bipolar and unipolar resistive switching characteristics in Ag/SiO/Pt memory cells

Please wait, while we are loading the content...

2014 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)

2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology

2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology

Welcome from the conference co-chairs

Conference organizations

ICSICT-2010 sponsorship

Directions for silicon technology as we approach the end of CMOS scaling

Self-powered nanosystem: From nanogenerators to piezotronics

Technologies for embedded processors and applications for intelligent control

Overview of advanced Non-Volatile Memory technology

Mobility enhancement in silicon nanowire transistors

Embedded non-volatile memory circuit design technologies for mobile low-voltage SoC and 3D-IC

Wafer-level magnetotransport measurement of advanced transistors - making a powerful technique even more powerful

Future of Nanoelectronics at the end of the roadmap and beyond

Low-voltage memory-rich nanoscale CMOS LSIs -current status and future trends-

Silicon photonics technologies for monolithic electronic-photonic integrated circuit applications

A holistic methodology to address leading edge FPGA manufacturing challenge

Source/drain and gate engineering on Si nanowire transistors with reduced parasitic resistance and strained silicon channel

Integration of metallic source/drain (MSD) contacts in nanoscaled CMOS technology

Gigabit CMOS current-mode optical receivers for high-speed digital interface applications

Advanced non-Si channel CMOS technologies on Si platform

Electrostatic discharge (ESD) testing of semiconductor chips and systems - paradigm shifts, and semiconductor industry consequences

Advanced technology for FPGAs

Outlook for 15nm CMOS research technologies

Performance elements for 28nm gate length bulk devices with gate first high-k metal gate

Bumpless WOW stacking for large-scale 3D integration

Cluster Carbon ion implantation for NMOS device fabrication improvements

Low-power accessless SRAM macro in logic CMOS technology

A new type of CMOS inverter with Lubistor load and TFET driver for sub-20 nm technology generation

The design and implement of a mobile security SoC

A multiloop ring VCO design in 0.18µm CMOS technology

A low-offset dynamic comparator using bulk biasing technique in digital 65nm CMOS technology

DIBL performance of 60 MeV proton-irradiated SOI MuGFETs

A novel high-performance junctionless vertical MOSFET produced on bulk-Si wafer

A variable gain and output power CMOS PA with combination switch controls

An integrated Low Voltage Power Supply with self-voltage-clamped characteristic

A new method to reduce VDMOS on-resistance in BCD process

HV-LCD drivers IC on novel 150V-BCD process platform

A Constant Gm CMOS Op-Amp with Rail-to-Rail input/output stage

Study on the removal rate stability of CMP for ULSI silicon substrate

Application of spread spectrum for EMI reduction in class D amplifier

Studies on SIC process for the improvement of VPNP performance

A robust design of SRAM sense amplifier for submicron technology

Pioneering low cost solution for power amplifiers managing car engine start-stop feature

A Low Dropout regulator using current buffer compensation technique

A buck converter with sawtooth voltage feed forward control

RF IC design of highly-efficient broadband polar transmitters for WiMAX and 3GPP LTE applications

The Giga Hz 1 Mb mask programmable ROM chip with SBD array, logic gate, and SRAM cores

A cost-effective design of spread spectrum clock generator

Energy efficient audio IC technologies for consumer applications

A dynamic reconfiguration method based on difference and Model structure

ESD design for power analog circuit

A 2-locking-cycle skew-compensation circuit with the capability of tracking runtime-variations

Design technique for interpolated flash ADC

Design of energy efficient analog circuits in nanoscale CMOS technologies

CMOS optical receiver with integrated photo detector for high-speed interconnects

LTE power amplifier module design: Challenges and trends

A high-linearity CMOS Programmable Gain Amplifier for wireless communications

A 100dB-SNR mixed CT/DT audio-band sigma delta ADC

Digital calibration implementation for track-and-hold offset in a high-speed timing-interleaved folding and interpolating analog-to-digital converter

A low power 14-bit 1 MS/s differential SAR ADC with on chip multi-segment bandgap reference

Design and implementation of a novel Boundary-Scan circuit in an SOI-Based FPGA

Efficient self-diagnosis of serially connected speaker systems

Reducing OLED driving chip's simultaneous switch noise by coding

A 12-Bit 125MSPS ADC with capacitor mismatch trimming

Calibration for realization errors of two-channel HFB ADC base on single analog filter architecture

A transistor matching technology improving effectively DC resolution of current-steering DAC

Radiation hardened 256K CMOS SOI SRAM

A 12-bit low-power multi-channel ramp ADC using digital DLL techniques for high-energy physics and biomedical imaging

A 6-GHz low-phase-noise voltage-controlled oscillator

The design and implementation of two-cycle NoC router

A novel multi-core processor for communication applications

Chip and package co-design for high performance mixed IC

A 100-MHz bandpass ΔΣ modulator with 75-dB dynamic range

Design and VLSI implementation of high performance NCO based on Galois fields

Charge sharing clock scheme for high efficiency double charge pump circuit

Digital background calibration of MDAC stage gain error and DAC error in pipelined ADC

A random delay design of processor against power analysis attacks

A 20kHz frequency resolution DCO

A low power quad phase-locked loop for multiple SerDes standards

A phase-shift compensation technique for radiation detection readout circuit to improve stability

Hardware implementation analysis of SHA-3 candidates algorithms

An improved high gain and wide bandwidth operational amplifier for the SHA circuit in a pipelined ADC

A multithreaded processor core with low overhead context switch for IP-packet processing

A low supply voltage high linearity baseband Gm-C filter

A fully programmable frame synchronization architecture of OFDM systems implemented on a multi-core processor platform

An improved negative level shifter for high speed and low power applications

A compact automatic gain control loop for GNSS RF receiver

Optimization of shared memory controller for multi-core system

Communication- and energy-aware mapping on homogeneous NoC architecture with shared memory

Performance and power analysis of long line interconnection torus networks for Network-on-Chips

A 200MS/s 10-bit current-steering D/A converter with on-chip testbench

A programmable analog delay line for Micro-beamforming in a transesophageal ultrasound probe

Digitally-assisted sample-to-sample jitter correction in ADC systems

Design and verification of Distributed RAM using Look-Up Tables in an SOI-based FPGA

A high speed and power-efficient level shifter for high voltage buck converter drivers

A 14-bit 100 MS/s self-calibrated DAC with a randomized calibration-period

A 5M-50M reconfigurable Gm-C low-pass filter in 130nm CMOS for SDR receivers

A sample-and-hold circuit implemented with mixed MOS transistor channel length technique used in 16-bit 100-MS/s A/D converter

Low-latency SDRAM controller for shared memory in MPSoC

The application and optimization of SDRAM controller in multicore multithreaded SoC

An improved area-efficient design method for interpolation filter of Sigma-Delta audio DAC

An algorithmic ADC applied in digital controlled switched DC-DC converters

An active CMOS LPF for MEMS capacitive accelerometer readout

A wide tuning range Active-RC filter for multi-mode applications

Cell balancing management for battery pack

Two effective single-loop high-performance sigma-delta modulators based on 0.13µm CMOS

Design of a multi-mode and high-stability linear charger for Lithium-ion batteries

Wide common mode input range, gain tunable sense amplifier with system self-calibration

A 300MHz direct digital frequency synthesizer based on improved redundant prediction CORDIC in 0.35um CMOS

A speaker driver for single phase supply Class G & I

A novel and simple 0.18µm CMOS sub-1V low-dropout regulator

Enhance up to 40% performance of SH-4A processor by using Prefix instruction

An improved charge pump circuit for non-volatile memories in RFID tags

Research of transformer based bufferless resonant clock network

A quick transient response LDO regulator in current control mode

Two high accuracy CMOS RC oscillators with different trimming approach

A 1V 210µW 98dB SFDR Audio ΔΣ modulator in 180nm standard CMOS

A small-granularity solution on fault-tolerant in 2D-Mesh Network-on-Chip

A low-jitter and low-power clock generator

Active clamp ESD protection in complementary BICMOS process

A 12-bit interleaved opamp-sharing pipeline ADC for extreme environment applications

Testability design of motor control digital signal processor

A high-accuracy CMOS on-chip RC oscillator

An area efficient multiplier using current-mode quaternary logic technique

A large-scale Reconfigurable Analog Processor based on Field Programmable Analog Array technology

Log-domain wavelet filters

Optimization of output voltage and stage number of UHF RFID power rectifier

A novel CMOS current reference with low temperature coefficient over a large temperature range

A novel high PSRR bandgap over a wide frequency range

A monolithic high frequency digitally controlled Buck converter in 0.13µm CMOS process

A high-performance sample-and-hold circuit for 14-bit 125MS/s pipelined ADC

A multi-bit multiplying digital-to-analog converter with bi-directional overflow detection

A research on the fast correlation-based background calibration techniques for the pipeline ADCs

Flexible analog baseband for WiMedia MB-OFDM and China UWB standard

A sub-sampling 3-bit 4GS/s flash ADC in 0.13-µm CMOS

Analog baseband for WCDMA implementation by using digital-controlled DC Offset Cancellation

A high performance baseband transceiver IC for HiNOC communication systems

Bandwidth-efficient architecture design for Motion Compensation in H.264/AVC Decoder

Improve the dynamic matching of the source-switching charge pump for high-performance phase-locked loops

A frequency auto-tuning complex filter with 48dB gain tuning and 65dB DC-offset rejection

A 22mW 10-bit 150-MS/s pipelined ADC in 1.2V 65nm CMOS

A high-speed, transmission delay stability comparator

Design of an ultra-low power SAR ADC for biomedical applications

A 1V, 240 nW, 7 ppm/°C, high PSRR CMOS voltage reference circuit with curvature-compensation

A novel MDAC for using in a 14b, 120MS/s ADC in 0.35µm CMOS technology

Design of adaptive fuzzy logic controller for auto-adjustable DC-DC converters

An advanced charge pump efficiency optimization methodology

Operational amplifiers used in PLL charge pump circuits

A low power SiGe BiCMOS baseband circuitry for a direct conversion CMMB tuner IC

A ultra-fast load regulation capacitor-free LDO with advanced capacitive-coupling feedforward compensation

Implementation of a reconfigurable data protection controller on NoC system

Low cost VLSI design of a flexible FFT processor

A 1.8V to 10V CMOS level shifter for RFID transponders

A high order curvature-compensated op-amps-avoided Bandgap Reference

An area efficient architecture of resisting long echo channel estimation for DTMB system

A novel high-transconductance operational amplifier with fast setting time

High-speed and flexible elliptic curve cryptographic processor for general prime fields

Research and design of a white LED driver chip applied in backlight

A $10^{th}$ order SC band-pass filter and its smooth filter design

A 2.4GHz front-end with on-chip balun in a 0.13um CMOS technology

Analysis and design of low-jitter clock driver for wideband ADC

Ultra-low power MOSFET-only micromation multi-bit quantizer for implantable neural applications

A highly efficient switched-capacitor LED driver with switching frequency hopping technique

A novel vector/SIMD multiply-accumulate unit based on reconfigurable booth array

Switch-mode multi-power-supply Li-ion battery charger with power-path management

Design and verification of logic block circuit in an SOI-based FPGA

An optimized tag sorting circuit in WFQ scheduler based on leading zero counting

AES implementation based on a configurable VLIW DSP

Design of an IPSec IP-Core for 10 Gigabit Ethernet Security Processor

A digitally reconfigurable auto amplitude calibration method for wide tuning range VCO design

A parallel low latency bus on chip for packet processing MPSoC

A novel low-offset dynamic comparator for high-speed low-voltage pipeline ADC

A programmable gain amplifier with DC-offset cancellation for power line communication

A 4-channel photocurrent detector with 118dB-DR TIAs

An efficient approach to improve PSRR performance of Kuijk BGR topology

An optimized low swing CMOS driver-receiver for on-chip interconnects

A 12-bit 50-MS/s pipelined Analog-to-Digital Converter in 65nm CMOS

Power-on surge current minimization in an SOI-SRAM-Based FPGA

A 10-bit 1MS/s low power SAR ADC for RSSI application

Wireless monitoring system using novel capacitive sensor

A dedicated adaptive loop pre-fetch mechanism for stream-like application

Design of a random testing circuit based on LFSR for the External Memory Interface

Low power implementation of hummingbird cryptographic algorithm for RFID tag

Configurable Pipelined Gabor Filter implementation for fingerprint image enhancement

A hybrid regulator with boost charge pump and Low-Dropout Linear Regulation

A high-PSR low-power voltage regulating circuit for wireless capsule endoscopy

360nW self-calibrated clock generator operating from −50°C to 120°C

An efficient implementation of Motion Compensation for AVS HD application based on a coarse-grained reconfigurable processor

Timing optimization for deep sub-micron hierarchical design

Data frame synchronization sequence processor in HiNoC receiver

Design of 1MHz-switching frequency bipolar current-mode PWM controller

22 nm node Si SOI Coplanar N Channel Vertical Dual Carrier Field Effect Transistor and its SOC with channel length less than 10nm for communication applications

High performance SOI RF switches for wireless applications

MuGFETs for microwave and millimeter wave applications

The state-of-the-art of RF capacitive tunable components (Invited)

Wireless inter-chip interconnects using IR-UWB-CMOS

Low cost mobile RF terminal paradigms: From multi-radio to software radio

Tri-band SAW-less high linearity low noise CDMA receiver in 65nm CMOS

RF MEMS tunable capacitor applications in mobile phones

Power optimization for VLSI circuits and systems

The low power design of 2D graphic engine based on the AMBA bus

Design of a wideband and low phase noise LC VCO

Design of a high linearity low noise mixer for low voltage application

A lumped Elements varactor-loaded Transmission-Line phase shifter at 60GHz

A 2.4G-Hz CMOS Power Amplifier

The accelerated TID degradation induced by neutron irradiation on CMOS microprocessor

A dual-band LNA with active balun for GNSS receivers

A dual-band SiGe HBT low noise amplifier

A low timing-jitter coupled oscillator

Design of novel QCTGAL circuit

A 130nm CMOS direct conversion transmitter for WCDMA

SRAM power optimization with a novel circuit and architectural level technique

1mW 4-5GHz packaged VCO with bonding-to-ground inductors

A high efficiency 60GHz power amplifier in 90nm CMOS

Design of a 24GHz low phase-noise,wide tuning-range VCO with optimized switches in capacitor array and bias filtering technique

A 1.2V CMOS RSSI with 500MHz bandwidth and 90dB dynamic range

Dual SCR with low-and-constant parasitic capacitance for ESD protection in 5-GHz RF integrated circuits

A dual-band 2.1GHz/5.2GHz LNA for reconfigurable radio

A fully symmetrical 60GHz transceiver architecture for IEEE 802.15.3c application

A two stage sequence wakeup unit for temperature logger tag

A 0.13µm CMOS 2.3∼2.9GHz Direct-Conversion WiMAX/LTE transmitter with novel gain control

A dual mode GaAs HBT power amplifier for LTE applications

Left-handed transmission line based on tunable interdigital capacitance and application to backfire-to-endfire leaky-wave antenna

Ultra-low power nonlinear energy operator design

Quality factor enhancement of spiral inductors with patterned trench isolation

The process and performance of double doping polysilicon gate MOSFET

Area optimization algorithm for body-bias based on input vector control

A 0.4–6GHz LO generation system using a dual-mode VCO for Software-Defined Radio

A single-in-differential-out CMOS RF front-end for UWB 6–9GHz applications

A 24GHz CMOS VCO with DTMOS Technique

A high isolation and low insertion loss T/R Switch design

A high linearity variable gain LNA for WCDMA receiver front-end

Wide band voltage-controlled oscillator for multi-band multi-mode GNSS receivers

A low-power CMOS ASK clock and data recovery circuit for cochlear implants

A 11GHz differential LNA integrated with on-chip antenna for wireless receivers

A CMOS 0.5–10.6 GHz inductor feedback low noise amplifier for multi-standard application

A switchable dual-band LNA with simultaneous noise and input impedance matching for GSM/TD-SCDMA applications

A 8.5 GHz phase locked loop with split-load divider

An improved Phase/Frequency Detector and a glitch-suppression charge pump design for PLL applications

New robust 200mV sub-threshold full adders

Leakage proof and noise tolerant domino circuit based on SEFG

A 6.2–9.5 GHz UWB receiver for WiMedia MB-OFDM

A new Membrane PSOI High Voltage Device with a Buried P+ layer

A brief survey on power gating design

Discrete recursive algorithm for estimation of non-stationary noise in deep-submicron integrated circuits

Redundant via insertion based on conflict removal

A dynamic programming based algorithm for post-scheduling frequency assignment in energy-efficient high-level synthesis

Worst case analysis of linear analog circuit performance based on Kharitonov's rectangle

OTACAD: An opamp synthesis tool based on simulation and lookup table

FPGA mapping algorithm based on numerical sequence matching

Area and MIT optimization of selective Zigzag power gating

Through-silicon via (TSV) capacitance modeling for 3D NoC energy consumption estimation

A novel methodology of layout design by applying euler path

Mapper design for an SOI-based FPGA

Mapping of pipeline flow chart onto mesh-based multi-core NoC architecture

High-mobility defect-free ge single-crystals by rapid melting growth on insulating substrates

A new two-dimensional analytical model for the fully-depleted SOI four-gate transistor

Metal-gate/high-к CMOS scaling from Si to Ge at small EOT

Direct fabrication of poly-SiGe thin films on amorphous substrates and its application to bottom-gate TFTs

Edge field enhanced deep depletion phenomenon in MOS structures with ultra-thin gate oxides

Performance variations of ballistic and quasi-ballistic MOSFETs - Analytical variation model for virtual source potential and kT-Layer Length -

Physics of metal silicides: Stability, stoichiometry, and schottky barrier control

A compact modeling of Si nanowire MOSFETs

Advanced lateral power MOSFETs for power integrated circuits

Soft X-ray photoelectron spectroscopy study of activation and deactivation of impurities in shallow junctions

High-quality GeON gate dielectrics formed by plasma nitridation of ultrathin thermal oxides on Ge(100)

Tensile-strained Ge and Ge layers for high-mobility channels in future CMOS Devices

MOSFETs with high mobility channel materials and higher-k/metal gate stack

Influence of carrier transport on drain-current variability of MOSFETs

3-D matrix nano-wire transistor fabrication on silicon substrate

Carrier transport in (110) n- and p-MOSFETs

Low-frequency noise in strained and relaxed Ge pMOSFETs

Direct observation of channel hot-electron energy in short-channel metal-oxide-semiconductor field-effect transistors

700 V segmented anode LIGBT with low on-resistance and onset Voltage

Thermal and electrical characteristics of HfLaON with different nitridation annealings

GeSi/Si nanostructure formation by Ge ion implantation in (100) silicon wafer

Hole-mobility enhancement in ultrathin strained Si-on-insulator fabricated by Ge condensation technique

A lateral power MOSFET with the extended trench gate in substrate

High mobility Si/Si/strained SOI p-MOSFET with HfO /TiN gate stack

Highly scaled block oxide bulk-MOSFETs with excellent short-channel characteristics

A superjunction LDMOST with a floating oppositely doped buried layer in substrate

RF characteristics of a high voltage LDMOSFET

Dual gate controlled single electron effect in silicon nanowire transistors

MOSFETs on self-assembled SiGe dots with strain-enhanced mobility

Characterization of self-aligned metal electrodes poly-Si TFTs with schottky barrier contact

La insulators prepared by ALD using $La(^{i}PrCp)$ source: Self-limiting growth conditions and electrical properties

New dual-direction ESD device in Si-Ge BiCMOS process

Work function modulation for TiN/Ta/TiN metal gate electrode

A spice model for Current Detection and Power Self-Supply SENSE-FET

Performance improvement of nc-Si nonvolatile memory by novel design of tunnel and control layer

DC and analog/RF comparisons of Si- and Ge- nanowire schottky barrier transistors

A novel Electrostatic Discharge protection design based on SCR

Fabrication of Germanium-on-Insulator by low temperature direct wafer bonding

Empirical process model for arsenic diffusion in Si alloys

Investigating the effect of non-stationary transports in UTB MOSFETs with elevated and recessed source/drain by using full band Monte Carlo simulation method

High voltage JFET with adjustable pinch-off voltage

An analytical model for high voltage thin-film Silicon On Insulator RESURF devices

Chemical Vapor Deposition of Ga dopants for fabricating ultrashallow p-n junctions at 400°C

Arbitrarily shallow arsenic-deposited junctions on silicon tuned by excimer laser annealing

Patternable low-кmaterial for “greener” semiconductor manufacturing

Investigation of electrical characteristics of NdAlO stack gate

Role of oxygen in Hf-based high-k gate stacks on Vfb shifts

Study on chemical bonding states at high-к/Si and high-к/Ge interfaces by XPS

Scaling of EOT beyond 0.5nm

Ultra-thin SOI wafer technologies for 22/20nm CMOS or beyond

Next generation lithography: Impact on device and circuit architecture and performance

Young's modulus detection of low-a film by laser-generated surface acoustic waves with improved matching algorithm

Preparation and characterization of low-dielectric-constant F-doped SiOCN films by PECVD

A high performance junctionless PTGVMOS with native tie for deca- nanometer regime

Thermal stability of ultrathin RuC film as Cu diffusion barrier

Design consideration of ion implantation in dopant segregation technique at NiSi/Si interface

TEM/EELS analysis of ultra low-k inter-metal dielectric

Ru/TaSiN with different Ta/Si atomic ratio as barrier for Cu contact on NiSi substrate

Schottky barrier tuning at NiSi/Si interface using pre-silicide aluminum and sulfur co-implant

New metal-insulator-metal capacitor based on SrTiO laminate dielectric

Thermal stability of Ni(Zr)Si silicide and Ni(Zr)Si/Si Schottky diode

Characterization of ultra-low k porous organosilica thin films

Fabrication and electronic characterization of epitaxial Gd-doped HfO dielectrics on Si

Electrical and physical characteristics of the high-K Tb (terbium) dielectric deposited on the polycrystalline silicon

Study of the sputtered Mo/TaN and Mo-Ta thin film as diffusion barrier for copper metallization

Investigation of Co/TaN bilayer as Cu diffusion barrier

Superior ArF PR etching selectivity and via CD control using fluorocarbon polymer deposition technique for 45nm-node

Future High density Memory with Vertical structured device technology

Recent progress of phase change memory (PCM) and resistive switching random access memory (RRAM)

Improved operation characteristics for charge-trapping flash memory devices with SiGe buried channel and stacked charge-trapping layers

Cu-based and WOx-based resistive switching memories (ReRAMs) for embedded and stand-alone applications

The static and dynamic behaviors of resistive random access memory and its potential applications as a memristor

Emerging nonvolatile magnetic memory technologies

Peripheral domain switching and fatigue-resistive readout of ferroelectric random access memories

Storage Class Memory

The highly scalable and reliable hafnium oxide ReRAM and its future challenges

Fabrication and characterization of hybrid nanodots for floating gate application

Modeling the amorphous state of phase change memory

Guiding principles for charge trap memories -A theoretical approach-

Electrical and testing reliability of CuO based RRAM

Thermal physical model for Ge phase change memory in electrical memory device

Characteristics of a new trench-oxide thin-film transistor and its 1T-DRAM applications

Remarkable improvement in switching ratio of ReRAM using In/poly-Fe devices

Multilevel storage characteristics in ZrO-ReRAM brought about by ideal current limiter

Nanoscale flash and resistive switching memories using IrO metal nanocrystals

Bistable resistance switching of Cu/Cu: HfO/Pt for nonvolatile memory application

The enhancement of write throughout for phase change memory

Comparing the switching characteristics of two resistive RAM technologies: Cu-SiO conductive-bridging-RAMs and HfO Oxide-RAMs

A design of access-diode-array in phase change Random Access memory

Simple and low cost fabrication process of high density vertical Phase-Change Random Access Memory integrated with Electroless Deposition method

40nm10T SRAM cell with independent SNM WM and suppress active and leakage power

A compact model for phase change memory based on carrier transport mechanism

SiN-doped Sb films for phase change memory

Pulse voltage dependent resistive switching behaviors of HfO-based RRAM

A low-cost memristor based on titanium oxide

Improved performance of Si-NC memory using a novel two-step program scheme

Self-consistent simulation of PRAM with comprehensive physical models

On the bipolar and unipolar resistive switching characteristics in Ag/SiO/Pt memory cells

Thermally stable TaO-based resistive memory with TiN electrode for MLC application

Resistive switching mechanism of Cu doped ZrO-based RRAM

Novel polymer resistive memory based on parylene with high compatibility and scalability

Improvement of electrical characteristics on P+ Source/Drain Ion Implantation by N2 anneal for NAND Flash memory

New functional devices fabricated by bio nano process

Novel Terahertz nanodevices and circuits

InGaAs and Ge MOSFETs with a common high κ gate dielectric

Carbon based graphene nanoelectronics technologies

Single-electron transistors fabricated by electroless plated nanogap electrodes and chemisorbed Au nanoparticles

Scaled silicon nanoelectromechanical (NEM) hybrid systems

Graphene transistors — A new contender for future electronics

Characteristics and modeling of Si-nanowire FETs

Carbon nanotube nanoelectronics and macroelectronics

Current transport, gate dielectrics and band gap engineering in graphene devices

Mechanisms of nanochannel formation processes: Thermal oxidation of Si nanostructures and graphene formation on SiC

Plasma immersion ion implantation: From microelectronics to biomedical engineering

Advances of VCSEL photonics for optical interconnects

Superlattice-based steep-slope switch

All-graphene electronics by exploiting physical analogies

A novel planar-type body-connected FinFET device fabricated by self-align isolation-last process

Applications of tunneling FET in memory devices

Impacts of diameter-dependent annealing on S/D extension random dopant fluctuations in silicon nanowire MOSFETs

The EL properties of well-aligned n-ZnO nanorods / p-GaN structure

The effect of isotropic and anisotropic scattering in drain region of ballistic channel diode

Interface states and nc-Si dots induced charging/discharging effects in floating gate MOS structures

Short-range interaction affecting transport properties of two-dimensional electron Gas with nearby embedded self-assembled GaSb/GaAs type-II quantum dots

Carbon nanotube FETs decorated by gold nanoparticles: Electrical properties and mechanism

Current analysis of dual quantum dot transistor based on Schrödinger equation

Pre-cycling with higher voltages for endurance improvement of silicon nanocrystal memory device

Compact modeling of organic thin-film transistors

Stretchable large-area electronics using organic transistor integrated circuits

Mechanism investigation and structure design of organic solar cells for improved energy conversion efficiency

Tuning the threshold voltage of low voltage organic thin film transistor using light illumination

Threshold voltage control of copper phthalocyanine based organic field-effect transistors with a poly (N-vinylcarbazole) buffer layer

Optimization of the structure of bilayer organic solar cells based on light intensity distribution and quantity of effective excitons

Charging characteristics of Sb nanocrystals embedded in copper phthalocyanine films for memory applications

Detecting the interface state of organic thin-film transistors through hysteresis characteristics

III–V MOSFETs: Surface passivation for gate stack, source/drain and channel strain engineering, self-aligned contact metallization

High-k III–V MOSFETs enabled by atomic layer deposition

GaN Smart Discrete power devices

Submicron-channel InGaAs MISFET with epitaxially grown source

Bonding and gap states at GaAs- oxide interfaces

Highly efficient GaN power transistors and integrated circuits with high breakdown voltages

Compact millimeter-wave frequency doublers using slow wave structure in balun

Linear power amplifier architectures and its packaging technologies for new generation smart phone applications

Linear power amplifiers and transmitter modules for mobile applications

THz oscillators using resonant tunneling diodes

High-breakdown voltage field-plated normally-off AlGaN/GaN HEMTs for power management

4H-SiC MESFET with a novel MOS gate controlled spacer layer structure

GaN high electron mobility transistors with localized Mg doping and Drain Metal Extension

Breakdown voltage enhancement in lateral AlGaN/GaN heterojunction FETs with multiple field plates

A CMOS charge sensitive preamplifier for CdZnTe detector

Impact of electron rebound from drain on drive current in nano-scale InGaAs MOSFETs

AlGaN/GaN dual gate MOS HFET for power device applications

Effect of field plate length on DC characteristics of high breakdown voltage GaN HEMTs for power switching application

Multiple Ti/Al stacks induced thermal stability enhancement in Ti/Al/Ni/Au Ohmic contact on AlGaN/GaN heterostructure

InGaN/GaN multi-quantum-well nanowires and light emitting

Improved subthreshold swing and gate bias stressing stability of a-IGZO thin-film transistors with HfON/HfO/HfON tri-stack dielectrics

Design consideration of device dimension and sturcture of power HBT transisor

0.3-µm gate-length metamorphic AlInAs/GaInAs HEMTs on Silicon substrates by MOCVD

High-performance implant-free InGaAs MOSFETs on GaAs substrate grown by MOCVD

CMOS current source based radiation sensors

Low-power consumption gas sensors based on decorated multi-wall carbon nanotubes

A flexible, highly-sensitive, and easily-fabricated carbon-nanotubes tactile sensor on polymer substrate

Label-free biomarker detection from whole blood

Multi-axis integrated CMOS-MEMS inertial sensors

Micro/nano technologies towards smart systems integration

Shaping nanomembrane technologies

Line width dependence on glucose detection characteristics of poly-silicon wire (PSW) sensors with a surface modified by polydimethylsiloxane-treated silica nanoparticles (NPs)

Design of a 0.8V low power CMOS temperature sensor for RFID-based train axle temperature measurement

Single-walled carbon nanotue pirani vacuum gauge

Numerical study of performance comparison between junction and junctionless thin-film transistors

TaN Etch in CF4/CHF3 gas for MEMS/Sensor application

Phase correction in digital self-oscillation drive circuit for improve silicon MEMS gyroscope bias stability

Tunable photonic crystals based on photoinduced deformations of crosslinked liquid-crystalline polymers

Design and simulation of high-frequency (>100 MHz) ultrasonic phased array transducer

Study on polysilicon extended gate field effect transistor with samarium oxide sensing membrane

Fabrication and analysis of super-hydrophobic ZnO film for microfluidic devices

A fast integrated a-Si gate driver

The microfluidic chip fabricated by Hot Embossing Lithography for single- microsphere test

A high-accuracy temperature sensor with an inaccuracy of ±1 °C From −55°C to 125 °C

A novel closed-loop controlled interface IC for differential-capacitive sensor systems

A Ka-band 3-bit RF MEMS switched line phase shifter implemented in coplanar waveguide

A new four-transistor poly-si pixel circuit for AMOLED

A low-noise interface circuit for MEMS vibratory gyroscope

Narrow-band midinfrared thermal emitter based on photonic crystal for NDIR gas sensor

The electro-thermal response properties of miro pirani vacuum gauge

A study on metal-insulator-silicon hydrogen sensor with La as gate insulator

Two-transistor active pixel image sensor with active diode reset

Ultra low power solenoid MEMS fluxgate sensor with amorphous alloy core

Separation of blood on a chip utilizing spiral micorchannel with fence and cofferdam as filtration structures

Column-parallel integrating ADCs for infrared image sensor

A novel capacitive barometric pressure sensor based on the standard CMOS process

DNA Sequencing with nanopore-embedded bilayer-graphene nanoelectrodes

Immunosensor for detecting pulmonary tuberculosis markers in human serum

A novel NDIR CO sensor using a mid-IR hollow fiber as a gas cell

Study on compensation method for vertical trench using anisotropic wet etching

An acceleration latching switch with flexible contacts and barb latching mechanism

Defect characterization of crystalline metal oxides and high-k films by means of positron annihilation

Phase formation and stability of Ni silicide contacts - scaling to ultra-thin films

High-resolution X-ray microdiffraction analysis of local strain in semiconductor materials

Atomically controlled processing in strained Si-based CVD epitaxial growth

Characterization of wafer-bonded substrates for advanced channels in Si-based MOSFET

Atomically controlled plasma processing for epitaxial growth of group IV semiconductors

Defect characterization and control for SiGe-on-insulator

Influence of neutron irradiation on the deep levels in GaN

Structural evolution of the incubation layer in microcrystalline silicon films deposited by Jet-ICPCVD

Impact of FIB parameters on TEM sample preparation for low-k process

The research of piezoresistive effect in different temperature based on AlGaN/GaN HEFT-micro-accelerometer

A comprehensive transport model for the electron mobility in AlN lattices-matched to GaN

Impact of forming gas annealing on ZnO-TFTs

Effect of rapid thermal annealing on the optical properties of Nb nanolaminate films

Activation characteristics of Si-implanted GaN by rapid thermal annealing

Ge/SiO low temperature wafer bonding

Study on switching performance of VO thin film in THz band

Internal gettering of copper contamination in Czochralski silicon

An improved electron mobility model for wurtzite ZnO

Raman scattering investigation of defects in thick homoepitaxial 4H-SiC films

Normalized Differential Conductance Spectroscopy to study the tunneling properties of post soft breakdown SiO

SiC Warm-wall LPCVD growth on multiple 50-mm diameter wafers

Rapid-melting-growth of Ge on insulator using Cobalt (Co) induced-crystallized Ge as the seed for lateral growth

Fabrication of size-controlled Si NCs in Si-rich Si nitride for floating gate MOS structures

On-Chip ESD detection circuit for system-level ESD protection design

High-K dielectric stack percolation breakdown statistics

Study of humidity reliability of high power LEDs

Mixed-mode simulation-design for IEC-ESD protection

Effective threshold voltage shift: A measure for NBTI removing uncertainty in mobility degradation

Recent progress in testing, characterization and protection for CDM ESD events

NBTI-related issues in deep submicron pMOSFETs

Investigation of tunneling field effect transistor reliability

Comparison of the on-resistance degradation in pLEDMOS with the different geometrical parameters

An improved static NBTI Model with physical geometry scaling

Trigger voltage walk-in effect of ESD protection device in HVCMOS

Study of high-gate-voltage stress using the reverse gated-diode current measurement in LDD n-type and p-type MOSFET's

A capacitance coupling complementation SCR for on-chip electrostatic discharge protection

Including the effects of process-related variability on radiation response using a new test chip

Logarithm cofactor difference extrema of MOS devices' post-breakdown current and application to parameter extraction

CMOS NBTI degradation and recovery behaviors in a wide temperature range

MOSRA: An efficient and versatile MOS aging modeling and reliability analysis solution for 45nm and below

Channel hot-carrier degradation on strained MOSFETs with embedded SiGe or SiC Source/Drain

The influence of mechanical strain on the nanoscale electrical characteristics of thin silicon dioxide film

CRC circuit design for SRAM-Based FPGA configuration bit correction

Investigation of ESD second breakdown TCAD simulation

Design and thermal analysis of SiGe HBT with non-uniform finger length and non-uniform finger spacing

Experimental research on the damage effect of HPM on semiconductor bipolar transistor

Forward gated-diode method for extracting gate oxide thickness and body doping concentration

DC characteristics of high performance self-aligned bulk-Si dual-channel source/drain-tied MOSFETs

Thermal resistance analysis related to the degradation of GaAs-Based laser diodes

Reliability of solder joints in High-power LED package in power cycling tests

An analytical model for negative bias temperature instability

Optimized latch-up design of a high voltage nLDMOSFET

Reliability analysis of a new vertical MOSFET with bMPI structure for 1T-DRAM applications

Investigation on the role of hole traps under NBTI stress in PMOS device with plasma-nitrided dielectric oxide

Stress induced leakage current under NBT Stress in p-MOSFETs fabricated with 65nm technologies

Optimized layout on ESD protection diode with low parasitic capacitance

Investigation on the reliability corner of pMOSFETs with drain-bias-dependent NBTI degradation

FAST: A framework of accurate SER-estimation at transistor-level for logic circuits

Reliability evaluation of Schottky contact of AlGaN/GaN HEMT, based on two AC voltages with different frequencies

The failure of VDMOS device caused by the mismatch of coefficient of thermal expansion

Application of Proportional Difference Operator method on retention characteristics study of Flash Memory

Study of LDMOS-SCR: A high voltage ESD protection device

A unified compact model for emerging DG FinFETs and GAA nanowire MOSFETs including long/short-channel and thin/thick-body effects

Unified modeling of Switched-mode Power supplies in Matlab using state-space representation

Unified analytical modeling of GAA nanoscale MOSFETs

Transport modeling for nanoscale semiconductor devices

Numerical study on terahertz detection of MOS field-effect transistor

Numerical simulation of transient heat conduction in nanoscale Si devices

Advances in bipolar junction transistor modeling

Zero-Temperature-Coefficient of planar and MuGFET SOI devices

Quantum transport and electron-phonon interaction in nanoscale MOSFETs

Experimental extraction of barrier lowering and backscattering in saturated short-channel MOSFETs

Quantum chemical approaches to the electronic structures of nano-electronics materials

UiMOR - UC Riverside Model Order Reduction Tool for post-layout wideband interconnect modeling

TCAD modeling challenges for 22nm node and beyond

Self-heating effects in analog Bulk and SOI CMOS circuits

A proposal of trapezoid mesa trench MOS barrier Schottky rectifier

Transient effects of graded-channel partially depleted SOI nMOSFET

Subthreshold swing model for asymmetric 3T double gate (DG) MOSFETs

A novel automatic inductor model extraction methodology with ensured physical scalability

Processing material evaluation and ultra-wideband modeling of through-strata-via (TSV) in 3D integrated circuits and systems

Compact modeling framework for multigate SOI MOSFETs based on conformal mapping techniques

An improved design of Si PNIN tunneling field effect transistor

The electronic structure of graphene nanomesh

A new method for series resistance extraction in poly-Si thin-film transistors

Impact of hump effect on MOSFET mismatch in the sub-threshold area for low power analog applications

Low leakage bulk silicon substrate based SDOI FINFETs

The effects of vacuum spacer transistors between high performance and low stand-by power devices beyond 16nm

Modeling of terahertz resonant detection of MOS field effect transistor operating in all regions under optical beating mode

A compact model of resistive switching devices

Theoretical study on geometry and temperature effects of thermoelectric properties of Si and Ge nanowires

A 5V/200V SOI device with a vertically linear graded drift region

Electrode design of coplanar-grid diamond film detectors by finite element method

A bias dependent body resistance model for deep submicron PDSOI technology

A device-physics-basic SPICE model for PDSOI CMOS SEU

A 2D analytical model of bulk-silicon triple RESURF devices

Computational analysis of GaAs/AlGaAs deposition in MOCVD vertical rotating disk reactor

AModified GP large-signal model for InGaP/GaAs HBT and direct optimization extraction methodology

Simulation of light addressable Potentiometric sensors based on MEDICI

Use of AlGaN launcher in terahertz GaN Gunn diode

Modeling and simulating for 3-D micro-manufacture process

Numerical simulation of 4H-SiC MESFETs with varied p-buffer layer thickness for microwave power device applications

A complete stress enhancement model development and verification platform for 32nm technology and beyond

An improved computationally efficient drain current model for double-gate MOSFETs

Bandstructures of unstrained and strained silicon nanowire

A potential-based analytic model for monocrystalline silicon thin-film transistors on glass substrates

An analog CMOS pulse coupled neural network for image segmentation

An accurate compact model with skin and proximity effects for high coupling-coefficient transformers

A novel hybrid-anode AlGaN/GaN field-effect rectifier with low operation voltage

OPNEC-Sim: An efficient simulation tool for Network-on-Chip communication and energy performance analysis

Effective behavioral models for ΣΔ Fractional-N Frequency Synthesize phase noise prediction

Design and simulation of a high resolution ultrasonic micro-transducer derived by LiNbO

Performance optimization of n-MOSFETs using asymmetric interfacial oxide layer

Current modeling and simulation of dual-material surrounding-gate MOSFET with asymmetric halo

LPCVD process simulation based on Monte Carlo method

A new extraction method for source/drain resistance in MOSFETs

Research on modeling for the pattern library of interconnect parasitic capacitances in VLSI

A high speed low power interface for inter-die communication

A threshold voltage model for the surrounding-gate MOSFETs

An analytic threshold voltage model for the double-gate Schottky-Barrier source/drain MOSFETs

A simplified simulation model for CMOS integrated Hall devices working at low magnetic field circumstance

Design and simulation of the vertical pnp transistor on SOI

Analytical models of the transition layer in HEMTs on silicon substrate for device simulation

Improved mobility model of MOSFETs for device simulation

On dynamic behavior of triangular shaped cantilevers in MEMS sensors: Effect of curvature

Modeling low frequency noise in PDSOI MOSFETs for analog and RF applications

Simple approach for statistical modeling of process impacts on CMOS device variations in VLSI applications

Modeling the parasitic bipolar device in the 40nm PD SOI NMOS device considering the floating body effect

Evaluation the layout dependences on strained 22nm NMOSFETs

Study of 20nm bulk FINFET by using 3D full band Monte Carlo method with Effective Potential Quantum Correction

Collision based capacitive vibration energy harvesting

Predictive modeling of capacitance and resistance in gate-all-around cylindrical nanowire MOSFETs for parasitic design optimization

A vacuum/airtight package with multifunctional LTCC substrate and integrated pirani vacuum gauge for 3D SIP integration applications

Study on the accelerated soakage testing during the reliability evaluation of plastic package

Design and implementation of a Differential Power Analysis System for cryptographic devices

The implementation of the global scheduling strategy

Improved delay fault coverage in SoC using controllable multi-Scan-Enable

Automated test bitstream generation for an SOI-based FPGA

State-space-based uncertainty analysis for identification of faulty behaviour

Surface texturing of Si thin film solar cells via low cost periodic nanopillars array to enhance efficiency

High-efficiency silicon heterojunction solar cells: From physics to production lines

Potential application of thin-film nanotechnologies in third-generation Si solar cells

Germanium-doped crystal silicon for solar cells

Influence of measurement parameter on dye-sensitized solar cell efficiency

Effect of the band gap of the window layer on the properties of silicon heterojunction solar cells

Preparation of solid electrolyte PVDF on MOS in Silicon MCP for three-dimensional Li ion microbatteries

Two low reflectance of triple-layer broadband antireflection coating for silicon solar cells

The simulation of photocurrent properties of the multi-layer thin film CdS/CdTe solar cell

The optical properties of ZnO nanorod arrays prepared through hydrothermal synthesis for solar cell application

PECVD amorphous silicon suboxide films for surface passivation of silicon solar cells

A physics-based drift-diffusion approach to model Li-air batteries with organic electrolyte

Impacts of process parameters on CIGS solar cells prepared by selenization process with Se Vapor

Loop closure variation windows: Linking manufacturing and design

A novel fault resistant algorithm for Montgomery multiplication

Optimization video decoding for embedded systems using adaptive thread priority adjustment

A novel network on chip architecture - Stargon

H.264 parallel decoder at HD resolution on a coarse-grained reconfigurable multi-media system

A novel application data coordinator for mobile computing systems

A research of dual-port SRAM cell using 8T

A new buried-gate VMOSFET with suppressed overlap capacitance and improved electrical characteristics

An efficient VLSI architecture and implementation of motion compensation for MPEG-4

An energy efficient cluster based node scheduling protocol for Wireless sensor networks

A new approach of ESD protection for millimeter wave transceivers

Partial SOI power LDMOS with a variable low-k dielectric buried layer and a buried p-layer

A novel CMOS inverter composed of a junctionless NMOSFET and a gated $N^{−}-N-N^{+}$ transistor for ULSI applications

Image filtering using partially and dynamically reconfiguration

Single event effects resulted by parasitic structures of MOS transistors in SOI CMOS ICs and their hardness

2008 9th International Conference on Solid-State and Integrated-Circuit Technology

2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings

Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004.

2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443)

1998 5th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.98EX105)

Proceedings of 4th International Conference on Solid-State and IC Technology

On the bipolar and unipolar resistive switching characteristics in Ag/SiO/Pt memory cells

Content Provider	IEEE Xplore Digital Library
Author	Lifeng Liu Bin Gao Bing Chen Yuansha Chen Yi Wang Jinfeng Kang Ruqi Han
Copyright Year	2010
Description	Author affiliation: Institute of Microelectronics, Peking University, Beijing 100871, China (Lifeng Liu; Bin Gao; Bing Chen; Yuansha Chen; Yi Wang; Jinfeng Kang; Ruqi Han)
Abstract	Resistive switching characteristics of Ag/SiO/Pt memory cells with different set current compliance are studied. Ag/SiO/Pt cells with low set current compliances show excellent bipolar switching characteristics after forming, including low operation voltage (<0.5V), low operation current (∼1µA), high resistance ratio $(10^{4})$ and good retention characteristic. Co-existence of bipolar and unipolar resistance switching is observed in Ag/SiO/Pt cells with high set current compliances. The resistive switching mechanisms in Ag/SiO/Pt cells are discussed.
Starting Page	1157
Ending Page	1159
File Size	381472
Page Count	3
File Format	PDF
ISBN	9781424457977
e-ISBN	9781424457984
DOI	10.1109/ICSICT.2010.5667586
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-11-01
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistance Electrodes Films Silicon Optical switches Solids
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in