NDLI: FPGA Downloading Circuit Design and Implementation

Content Provider	IEEE Xplore Digital Library
Author	Jian Wang Li-Guang Chen Jin-Mei Lai
Copyright Year	2006
Description	Author affiliation: State Key Lab. of ASIC & Syst., Fudan Univ., Shanghai (Jian Wang; Li-Guang Chen; Jin-Mei Lai)
Abstract	The most charming feature of FPGA is that it is post-fabricated, which means that user can design his own logic onto the chip without the need of tape out. So both design cycle and prototype cost can be greatly reduced. Once the bit file - which is a binary file representing the user designed logic generated, it should be downloaded into the chip to realize the user logic. This paper deals with the way of loading the bit file into the FPGA chip, which has been taped out with SMIC 0.18mum CMOS process this year. Daisy chain and CRC check circuits are designed in this FPGA chip. We use MODELSIM to verify the design before and after the layout is generated. The area of downloading circuit is less than 3 percent of the whole chip
Starting Page	1950
Ending Page	1953
File Size	111054
Page Count	4
File Format	PDF
ISBN	1424401607
DOI	10.1109/ICSICT.2006.306538
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-23
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Circuit synthesis Clocks Read-write memory Logic design Switches Cyclic redundancy check Logic circuits CMOS logic circuits Writing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The design of PCM tester using FPGA

A synthesis tool for a tile-based heterogeneous FPGA

FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration

A QCA Implementation of a Configurable Logic Block for an FPGA

TID and SEE testing results of Altera Cyclone field programmable gate array

Clock Skew Minimization During FPGA Placement

Data-folding in SRAM configurable FPGAs

An application of functional decomposition in ROM-based FSM implementation in FPGA devices

Design and implementation of emulator on FPGA

FPGA Downloading Circuit Design and Implementation

Similar Documents

The design of PCM tester using FPGA

A synthesis tool for a tile-based heterogeneous FPGA

FPGA-Based Implementation of RAM with Asymmetric Port Widths for Run-Time Reconfiguration

A QCA Implementation of a Configurable Logic Block for an FPGA

TID and SEE testing results of Altera Cyclone field programmable gate array

Clock Skew Minimization During FPGA Placement

Data-folding in SRAM configurable FPGAs

An application of functional decomposition in ROM-based FSM implementation in FPGA devices

Design and implementation of emulator on FPGA

FPGA Downloading Circuit Design and Implementation