NDLI: Nanoarchitectonics and nanoelectronics

Content Provider	IEEE Xplore Digital Library
Author	Wang, K.L.
Copyright Year	2006
Description	Author affiliation: Marco Focus Center on Functional Engineered Nano Architectonics - FENA, California Univ., Los Angeles, CA (Wang, K.L.)
Abstract	The paper discusses the mission and findings of our MARCO Focus Center on Functional Engineered Nano Architectonics (FENA) and the Western Institute of Nanoelectronics (WIN). In the Center and the Institute funded by SIA, we explore different logic state variables, such as the use of particle spin, molecular conformation and others in addition to today's charge based electronics, for resolving the most critical bottleneck - power dissipation towards to ultimate scaled CMOS and beyond. We investigate many different functional nanomaterials as building blocks and self assembly techniques as alternate fabrication methods for nanostructures and their integration. Examples of fabricating molecular structures, carbon nanotubes (CNT), and nano polymer wires, and their assembly using, for example, DNA and PNA conjugation are discussed for device and circuit applications. Likewise, oxide spintronic wires and dilute magnetic nanostructures for potential new power efficient devices are also highlighted. The work suggests the possibility of integrating a variety of these nano building blocks on a common platform, and further constructing future heterogeneous integrated nanosystems with potential new manufacturing methods. Towards these nanoelectronics systems, variability issues in device characteristics and in manufacturing tolerance demand the development of "nanometrology" and control tools sensitive to single atoms and molecules. An example of using a single wall CNT FET to study single interface defect and a single molecule in terms of fluctuation, or more specifically random telegraph signal are demonstrated
Starting Page	8
Ending Page	8
File Size	28679
Page Count	1
File Format	PDF
ISBN	1424401607
DOI	10.1109/ICSICT.2006.306041
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-10-23
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Nanoelectronics Nanostructures Wires Manufacturing CMOS logic circuits Power dissipation Nanomaterials Self-assembly Fabrication Carbon nanotubes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The CMOS/nano interface from a circuits perspective

Nanotechnology in Silicon CMOS Fabrication and Nanoelectronics

Heterogeneous integration of nano devices on Si CMOS platform

Logic Level Fault Tolerance Approaches Targeting Nanoelectronics PLAs

Interconnects for nanoelectronics

Molecular nanoelectronics

Reconfigurable circuit design with nanomaterials

Aspects of systems and circuits for nanoelectronics

Design and analysis of crossbar circuits for molecular nanoelectronics

Nanoarchitectonics and nanoelectronics

Similar Documents

The CMOS/nano interface from a circuits perspective

Nanotechnology in Silicon CMOS Fabrication and Nanoelectronics

Heterogeneous integration of nano devices on Si CMOS platform

Logic Level Fault Tolerance Approaches Targeting Nanoelectronics PLAs

Interconnects for nanoelectronics

Molecular nanoelectronics

Reconfigurable circuit design with nanomaterials

Aspects of systems and circuits for nanoelectronics

Design and analysis of crossbar circuits for molecular nanoelectronics

Nanoarchitectonics and nanoelectronics