NDLI: A two-dimensional ultrasonic transducer having planar backing array electrodes

Content Provider	IEEE Xplore Digital Library
Author	Chang-Geun Ahn InBum Lee HyungWook Noh Sooyeul Lee Won Ick Jang Bong Kyu Kim
Copyright Year	2013
Description	Author affiliation: Med. Imaging Res. Team, Electron. & Telecommun. Res. Inst. (ETRI), Daejeon, South Korea (InBum Lee; HyungWook Noh; Sooyeul Lee) \|\| Med. Device Res. Team, Daejeon, South Korea (Chang-Geun Ahn; Won Ick Jang; Bong Kyu Kim)
Abstract	We have proposed the planar backing array electrodes implementation of a 2D ultrasonic transducer, which can minimize the complexity of backing electrodes interconnection with two dimensional transducer elements. The implementation consists of specially designed two layered planar top electrodes, instead of the complex circuit boards three-dimensionally interconnected with piezo-elements. Bias electrodes apply the voltage and control electrodes select the elements at which we want to apply the bias by shielding the field stretched on other elements. Potential distribution in a piezo-element was simulated to see the feasibility of the new concept using field shielding by two layered top electrodes array. The results indicate that the structural implementation of two layered electrode array is very important and specially designed two layered electrodes are enough to control the perfect ON/OFF state, showing that most of the voltage (>98%) applied across the sensor element can be shielded.
Starting Page	1
Ending Page	4
File Size	811243
Page Count	4
File Format	PDF
ISBN	9781467346429
ISSN	19300395
DOI	10.1109/ICSENS.2013.6688274
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-11-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electrodes Arrays Electric potential Transducers Imaging Integrated circuit interconnections Voltage control
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in