NDLI: A low noise wide dynamic range CMOS image sensor with low-noise transistors and 17b column-parallel ADC

Content Provider	IEEE Xplore Digital Library
Author	Min-Woong Seo Takasawa, T. Kawahito, S. Sawamoto, T. Akahori, T. Zheng Liu
Copyright Year	2012
Description	Author affiliation: Research Institute of Electronics, Shizuoka University, Hamamatsu, Japan (Min-Woong Seo; Takasawa, T.; Kawahito, S.) \|\| Brookman Technology, Inc., Hamamatsu, Japan (Sawamoto, T.; Akahori, T.; Zheng Liu)
Abstract	An extremely low temporal noise and wide dynamic range CMOS image sensor is developed using low-noise transistors and high gray-scale resolution (17b) folding-integration/cyclic ADC. Two types of pixel are designed. One is a high conversion gain (HCG) pixel with removing the coupling capacitance between the transfer gate and the floating diffusion, and the other is a pixel for wide dynamic range (WDR) CMOS imager with the native transistor as a source follower amplifier. The CMOS image sensor which is in combination with the proposed pixels and the high performance column ADC has achieved a low pixel temporal noise of $1.1e^{−}$ and a wide dynamic range of 87.5dB with the video rate operation (30Hz). In addition, the WDR pixel has a very small occurrence of the RTS noise because of the effect of the native transistor in the pixel. The implemented HCG CMOS imager and WDR CMOS imager using 0.18μm technology have the pixel conversion gain of $73.2-μV/e^{−}$ and $22.8-μV/e^{−},$ respectively.
Starting Page	1
Ending Page	4
File Size	1642861
Page Count	4
File Format	PDF
ISBN	9781457717666
ISSN	19300395
e-ISBN	9781457717673
e-ISBN	9781457717659
DOI	10.1109/ICSENS.2012.6411216
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-28
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Transistors Dynamic range CMOS image sensors Noise measurement CMOS integrated circuits Photodiodes
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Low Noise Wide Dynamic Range CMOS Image Sensor With Low-Noise Transistors and 17b Column-Parallel ADCs

A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $Delta Sigma$ ADC Architecture

A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC

High and Low Light CMOS Imager Employing Wide Dynamic Range Expansion and Low Noise Readout

High-Resolution CMOS Video Image Sensors

A 3500fps High-Speed CMOS Image Sensor with 12b Column-Parallel Cyclic A/D Converters

An 80μV-temporal-noise 82dB-dynamic-range CMOS Image Sensor with a 13-to-19b variable-resolution column-parallel folding-integration/cyclic ADC

A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters

Wide dynamic range CMOS active pixel sensor using a stacked-photodiode structure

A low noise wide dynamic range CMOS image sensor with low-noise transistors and 17b column-parallel ADC

Similar Documents

A Low Noise Wide Dynamic Range CMOS Image Sensor With Low-Noise Transistors and 17b Column-Parallel ADCs

A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $Delta Sigma$ ADC Architecture

A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC

High and Low Light CMOS Imager Employing Wide Dynamic Range Expansion and Low Noise Readout

High-Resolution CMOS Video Image Sensors

A 3500fps High-Speed CMOS Image Sensor with 12b Column-Parallel Cyclic A/D Converters

An 80μV-temporal-noise 82dB-dynamic-range CMOS Image Sensor with a 13-to-19b variable-resolution column-parallel folding-integration/cyclic ADC

A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters

Wide dynamic range CMOS active pixel sensor using a stacked-photodiode structure

A low noise wide dynamic range CMOS image sensor with low-noise transistors and 17b column-parallel ADC