NDLI: A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel <formula formulatype=inline><tex Notation=TeX>$Delta Sigma$</tex></formula> ADC Architecture

Content Provider	IEEE Xplore Digital Library
Author	Youngcheol Chae Jimin Cheon Seunghyun Lim Minho Kwon Kwisung Yoo Wunki Jung Dong-Hun Lee Seogheon Ham Gunhee Han
Copyright Year	1966
Abstract	This paper presents a 2.1 M pixel, 120 frame/s CMOS image sensor with column-parallel delta-sigma (ΔΣ) ADC architecture. The use of a second-order ΔΣ ADC improves the conversion speed while reducing the random noise (RN) level as well. The ΔΣ ADC employing an inverter-based ΔΣ modulator and a compact decimation filter is accommodated within a fine pixel pitch of 2.25-μm and improves energy efficiency while providing a high frame-rate of 120 frame/s. A prototype image sensor has been fabricated with a 0.13-μm CMOS process. Measurement results show a RN of 2.4 e_rms^- and a dynamic range of 73 dB. The power consumption of the prototype image sensor is only 180 mW. This work achieves the energy efficiency of 1.7 e^-·nJ.
Sponsorship	IEEE Solid-State Circuits Society IEEE Electron Devices Society IEEE Circuits and Systems Society Japan Society of Applied Physics (JSAP) IEEE Microwave Theory and Techniques Society IEEE San Francisco Section Bay Area Council Univ. PA IEEE
Starting Page	236
Ending Page	247
Page Count	12
File Size	2241197
File Format	PDF
ISSN	00189200
Volume Number	46
Issue Number	1
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-01-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Pixel Modulation Clocks Inverters CMOS image sensors Capacitors low noise and wide dynamic range CMOS image sensor column-parallel delta-sigma $(\Delta \Sigma)$ ADC second-order $\Delta \Sigma$ ADC high speed
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs

PTC-Based Sigma-Delta ADCs for High-Speed, Low-Noise Imagers

Digital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture

A Low-Noise and Area-Efficient PWM- $Delta Sigma $ ADC Using a Single-Slope Quantizer for CMOS Image Sensors

A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC

A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output

A Low-Noise High-Frame-Rate 1-D Decoding Readout Architecture for Stacked Image Sensors

A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs

A Column-Parallel Inverter-Based Cyclic ADC for CMOS Image Sensor With Capacitance and Clock Scaling

A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $Delta Sigma$ ADC Architecture

Similar Documents

A 240-frames/s 2.1-Mpixel CMOS Image Sensor With Column-Shared Cyclic ADCs

PTC-Based Sigma-Delta ADCs for High-Speed, Low-Noise Imagers

Digital Pixel Sensor Array with Logarithmic Delta-Sigma Architecture

A Low-Noise and Area-Efficient PWM- $Delta Sigma $ ADC Using a Single-Slope Quantizer for CMOS Image Sensors

A Low-Noise High Intrascene Dynamic Range CMOS Image Sensor With a 13 to 19b Variable-Resolution Column-Parallel Folding-Integration/Cyclic ADC

A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output

A Low-Noise High-Frame-Rate 1-D Decoding Readout Architecture for Stacked Image Sensors

A High-Speed Low-Noise CMOS Image Sensor With 13-b Column-Parallel Single-Ended Cyclic ADCs

A Column-Parallel Inverter-Based Cyclic ADC for CMOS Image Sensor With Capacitance and Clock Scaling

A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $Delta Sigma$ ADC Architecture