NDLI: Corrosion/migration study of flip chip underfill and ceramic overcoating

Content Provider	IEEE Xplore Digital Library
Author	Lachance, R. Lavoie, H. Montanari, A.
Copyright Year	1997
Description	Author affiliation: IBM, Canada (Lachance, R.)
Abstract	Temperature, humidity and voltage (bias) represent a well-known combination of stress parameters that activate failure mechanisms and decrease reliability of microelectronic packages. The following work focuses mainly on the impact of such mechanisms on a high volume flip chip package at IBM. This package consists of a silicon flip chip on alumina with C4 enhancement underfill and a package overcoat The test conditions for HAST were 130 C, 85%RH and 5 V, while 85 C, 85% RH and 5 V were used for THB. In order to have a sampling most representative of manufacturing conditions, two IBM manufacturing sites were selected to both build and stress parts. Parts were selected from respective sites at a rate of 6 parts per week over a 6-month period. Results showed that the underfill and overcoating environment postpones the metal migration mechanism far beyond the product life cycle. The study also revealed that the Cr/Cu/Cr conductor lines and the Pb/Sn C4 structures were the regions most susceptible to migration. The acceleration factor of copper conductor migration between HAST and THB was 86 based on a visual inspection at 100X, yielding an activation energy (Ea) of 1.23 eV using the Arrhenius model. It was not possible to calculate the acceleration factor involving Pb/Sn sites, but electrical failures were found in HAST. The failure mechanism was Pb migration between C4 balls and the nearest Cr/Cu/Cr conductor line. It has also been identified that a C4 having a large void will fail earlier due to the bigger diameter. Based on a recent study (S. Peck), the average Ea in the microelectronics packaging industry has evolved from 0.79 eV some 10 years ago to about 0.9 eV today. In light of this, an Ea of 1.23 ev (copper migration) for an application with 50 microns cathode-to-anode is deemed very acceptable.
Starting Page	885
Ending Page	889
File Size	651570
Page Count	5
File Format	PDF
ISBN	078033857X
ISSN	05695503
DOI	10.1109/ECTC.1997.606274
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1997-05-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Corrosion Flip chip Ceramics Packaging Chromium Copper Conductors Stress Failure analysis Microelectronics
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Underfill delamination to chip sidewall in advanced flip chip packages

Impact of underfill fillet geometry on interfacial delamination in organic flip chip packages

Parametric reliability analysis of no-underfill flip chip package

Advances in flip chip underfill technology for lead-free component packaging

Lead-free compatible underfill materials for flip chip applications

Thermal study for flip chip on FR-4 boards

UBM integrity studies on copper/low-k dielectrics for fine pitch flip chip packaging

Isothermal aging induced evolution of the material behavior of underfill encapsulants

Study and characterization on the nanocomposite underfill for flip chip applications

Corrosion/migration study of flip chip underfill and ceramic overcoating

Similar Documents

Underfill delamination to chip sidewall in advanced flip chip packages

Impact of underfill fillet geometry on interfacial delamination in organic flip chip packages

Parametric reliability analysis of no-underfill flip chip package

Advances in flip chip underfill technology for lead-free component packaging

Lead-free compatible underfill materials for flip chip applications

Thermal study for flip chip on FR-4 boards

UBM integrity studies on copper/low-k dielectrics for fine pitch flip chip packaging

Isothermal aging induced evolution of the material behavior of underfill encapsulants

Study and characterization on the nanocomposite underfill for flip chip applications

Corrosion/migration study of flip chip underfill and ceramic overcoating