NDLI: Hierarchy-Aware mapping of pipelined applications

Content Provider	IEEE Xplore Digital Library
Author	Kyoungwon Kim Gajski, D.D.
Copyright Year	2014
Description	Author affiliation: Center for Embedded Comput. Syst., Univ. of California, Irvine, Irvine, CA, USA (Kyoungwon Kim; Gajski, D.D.)
Abstract	This paper presents hierarchy-aware mapping of a pipelined application to a given heterogeneous platform. The applications we target are executed in a pipelined manner and can be captured with a Model of Computation (MoC) with explicit representations of pipelined execution. Our optimization goal is to minimize execution time. It is crucial to balance the pipeline stages in the given MoC, where each stage consists of a set of hierarchical tasks, each is decomposed into either over which state transitions depending on data are defined or which run in parallel. Previous works have not considered such complex hierarchy in a general MoC; They assumed that each iteration of the execution of the application is represented with an acyclic directed graph and that a stage can be decomposed only into one or more parallel tasks. Therefore, the tasks tended to be coarse-grained since a task with complex hierarchy can be hardly partitioned more. Our approach partition each hierarchically described task and may map the partition separately to balance the stages. The case study is performed with randomly generated platforms and streaming applications: Canny Edge Detector and JPEG. We compare our Hierarchy-Aware mapping to the hierarchy-unaware mapping found through an exhaustive search. Hierarchy-Aware mapping decreases execution time on average by 23.3%.
Starting Page	631
Ending Page	634
File Size	435796
Page Count	4
File Format	PDF
ISBN	9781479941346
ISSN	15483746
e-ISBN	9781479941322
DOI	10.1109/MWSCAS.2014.6908494
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipelines Delays Image edge detection Detectors Transform coding Computational modeling Embedded systems
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in