NDLI: A multi-mode energy-efficient double-precision floating-point multiplier

Content Provider	IEEE Xplore Digital Library
Author	Neela, G. Draper, J.
Copyright Year	2014
Description	Author affiliation: Inf. Sci. Inst., Univ. of Southern California, Los Angeles, CA, USA (Neela, G.; Draper, J.)
Abstract	Energy-efficiency is among the most important goals of the current IC industry. To achieve this goal each subcomponent of a chip must be optimized for energy). Even though a tremendous amount of research has been dedicated to optimizing floating-point multipliers (FPM) for better performance, efforts are continuously being made to further enhance them, indicating their importance in the computing world. Hence a multi-mode operating energy-efficient FPM is introduced in this work. This double-precision multiplier dynamically adapts to three modes of operations based on the effective precision of the inputs: low-precision, asymmetric, and full modes, where a 24×24, 24×53, or 53×53 fraction multiplication is required, respectively. Due to the highly frequent occurrence of low-precision operands (i.e., the least significant bits of the fraction are zeros), switching between these modes saves energy by avoiding unnecessary bitlevel computations. Results show up to 25% and 21% savings in dynamic energy and total energy, respectively. A two-tier 3DIC FPM design is also proposed to further enhance the performance of the multi-mode FPM.
Starting Page	29
Ending Page	32
File Size	372918
Page Count	4
File Format	PDF
ISBN	9781479941346
ISSN	15483746
e-ISBN	9781479941322
DOI	10.1109/MWSCAS.2014.6908344
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Computer architecture Standards Vectors Detectors Power demand Integrated circuits
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient universal multi-mode floating point multiplier using Vedic mathematics

Configurable Architectures for Multi-Mode Floating Point Adders

A double precision floating point multiply

Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication

Design, Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Multiplier

Area efficient run time reconfigurable architecture for double precision multiplier

Dual-mode double precision / two-parallel single precision floating point multiplier architecture

Modified fused multiply-accumulate chained unit

Area- and power-efficient iterative single/double-precision merged floating-point multiplier on FPGA

A multi-mode energy-efficient double-precision floating-point multiplier

Similar Documents

An efficient universal multi-mode floating point multiplier using Vedic mathematics

Configurable Architectures for Multi-Mode Floating Point Adders

A double precision floating point multiply

Multi‐precision binary multiplier architecture for multi‐precision floating‐point multiplication

Design, Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Multiplier

Area efficient run time reconfigurable architecture for double precision multiplier

Dual-mode double precision / two-parallel single precision floating point multiplier architecture

Modified fused multiply-accumulate chained unit

Area- and power-efficient iterative single/double-precision merged floating-point multiplier on FPGA

A multi-mode energy-efficient double-precision floating-point multiplier