NDLI: A low-power analog-to-digital converter with digitalized amplifier for PAM systems

Content Provider	IEEE Xplore Digital Library
Author	Yingchieh Ho Chou-Ming Kuo ChauChin Su
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. Eng., Nat. Chiao-Tung Univ., Hsinchu, Taiwan (Chou-Ming Kuo; ChauChin Su) \|\| Dept. of Electr. Eng., Nat. Dong-Hwa Univ., Shoufeng, Taiwan (Yingchieh Ho)
Abstract	In this paper, we have proposed a 4-bit 5-GSample/s flash analog-to-digital converter (ADC) for pulse amplitude modulation (PAM) systems. In order to achieve low-power consumptions, digitalized cells for analogue amplifying are developed in the proposed ADC. Digitalized cells reduce power significantly due to using fewer devices as compared to pure analogue designs. A self-biasing circuit is used in the digitalized amplifier can enhance linear amplifying region. Besides, the digitalized amplifier can achieve high speed according to its bandwidth compensation technique. The test chip is implemented with 90nm CMOS Logic and Mixed-Mode 1P9M Low-K Process. The low-power digitalized ADC is operated under 5GSample/s. All the results of post-simulation are demonstrated in a 16-PAM system, and efficient number of bit is 3.9bit. Moreover, INL and DNL are less than 0.5LSB. The power consumption of the ADC is 33.7mW, and the FoM of energy per conversion step is only 0.45pJ. The overall chip area is $0.873mm^{2}.$
Starting Page	109
Ending Page	112
File Size	1291324
Page Count	4
File Format	PDF
ISBN	9781479941346
ISSN	15483746
e-ISBN	9781479941322
DOI	10.1109/MWSCAS.2014.6908364
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Bandwidth Impedance Simulation CMOS integrated circuits Differential amplifiers Inverters Power demand inductive peaking Low power A/D converter pulse amplitude modulation digitalized amplifier
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A differential digital to analog converter using a CMOS digital PWM

A 70-GHz transformer-peaking broadband amplifier in 0.13-μm CMOS Technology

High bandwidth 0.35μm CMOS transimpedance amplifier

A Low-Noise Current Preamplifier in 120NM CMOS Technology

A 3-mW 25-Gb/s CMOS transimpedance amplifier with fully integrated low-dropout regulator for 100GbE systems

Integrated Transimpedance Amplifiers Dedicated to Low-Noise and Low-Power Biomedical Applications

High performance CMOS buffer amplifier with offset cancellation

A micropower analog hearing aid on low voltage CMOS digital process

A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using 'Slew boost' technique

A low-power analog-to-digital converter with digitalized amplifier for PAM systems

Similar Documents

A differential digital to analog converter using a CMOS digital PWM

A 70-GHz transformer-peaking broadband amplifier in 0.13-μm CMOS Technology

High bandwidth 0.35μm CMOS transimpedance amplifier

A Low-Noise Current Preamplifier in 120NM CMOS Technology

A 3-mW 25-Gb/s CMOS transimpedance amplifier with fully integrated low-dropout regulator for 100GbE systems

Integrated Transimpedance Amplifiers Dedicated to Low-Noise and Low-Power Biomedical Applications

High performance CMOS buffer amplifier with offset cancellation

A micropower analog hearing aid on low voltage CMOS digital process

A 1-V 1-mW high-speed class AB operational amplifier for high-speed low power pipelined A/D converters using 'Slew boost' technique

A low-power analog-to-digital converter with digitalized amplifier for PAM systems