NDLI: Model-based synthesis for real-time embedded systems

Content Provider	IEEE Xplore Digital Library
Author	Qi Zhu
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. Eng., Univ. of California, Riverside, Riverside, CA, USA (Qi Zhu)
Abstract	Model-based design is being increasingly used in the development of real-time embedded control systems due to its capabilities to support early design verification and validation through formal functional models. Similarly as in the case for circuit design, to facilitate the adoption of high level functional models and truly reduce design complexity, it is important to have automated synthesis tools that can generate correct and optimal implementations from those functional models. The development of such synthesis tools has some unique challenges compared to synchronous circuit design - the functional model for real-time embedded systems has more diverse semantics, the implementation platform is more distributed and often asynchronous, and there are often strict timing requirements along with various design objectives such as system performance, safety, security and extensibility. In this paper, we discuss the major challenges in developing model-based synthesis tools for real-time embedded systems, and present an overview of our integrated synthesis flow that addresses task generation, task mapping, and code generation in a holistic fashion. The synthesis process considers a variety of design objectives, and we will highlight the trade-off between timing-related objectives and security.
Starting Page	366
Ending Page	369
File Size	386769
Page Count	4
File Format	PDF
ISBN	9781479941346
ISSN	15483746
e-ISBN	9781479941322
DOI	10.1109/MWSCAS.2014.6908428
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Security Real-time systems Embedded systems Integrated circuit modeling Timing
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in