NDLI: A hardware implementation of Hough Transform based on parabolic duality

Content Provider	IEEE Xplore Digital Library
Author	Ramesh, N. Purdy, G. Purdy, C. Smith, J.
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. Eng. & Comput. Syst., Univ. of Cincinnati, Cincinnati, OH, USA (Ramesh, N.; Purdy, G.; Purdy, C.) \|\| Comput. Sci. Dept., Northern Kentucky Univ., Highland Heights, KY, USA (Smith, J.)
Abstract	The Hough Transform is a pattern recognition tool commonly used in many image processing algorithms for detecting straight lines. Hough's original formulation of this transform, based on Cartesian coordinates, could not detect vertical lines, and thus it has become common to use Duda and Hart's approach, based on the Radon Transform, which uses polar coordinates and trigonometric functions. For a hardware implementation, this typically requires the use of CORDIC algorithms or lookup tables, thus adding overhead and reducing precision. In this paper we show that Hough's original method, slightly modified, competes well with the Radon transform formulation in terms of speed and required resources in an FPGA implementation. The architecture of our design is straightforward. And because it is implemented in Verilog on an FPGA, the design can also easily be tuned to the desired accuracy.
Starting Page	145
Ending Page	148
File Size	661005
Page Count	4
File Format	PDF
ISBN	9781479941346
ISSN	15483746
e-ISBN	9781479941322
DOI	10.1109/MWSCAS.2014.6908373
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-08-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transforms Field programmable gate arrays Algorithm design and analysis Random access memory Hardware Computer architecture Accuracy FPGA Hough Transform Line detection Image Processing
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Memory efficient FPGA implementation of hough transform for line and circle detection

An improved Hough Transform and its realization on FPGA

An Efficient Implementation of the Hough Transform Using DSP Slices and Block RAMs on the FPGA

An Efficient Implementation of the Gradient-Based Hough Transform Using DSP Slices and Block RAMs on the FPGA

Efficient Hough Transform on the FPGA using DSP Slices and Block RAMs

Resource-Efficient FPGA Architecture and Implementation of Hough Transform

Two stage Real-Time stereo correspondence algorithm and FPGA architecture using a modified Generalized Hough transform

Modified circular Hough transform using FPGA

Efficient architecture for circle detection using Hough transform

A hardware implementation of Hough Transform based on parabolic duality

Similar Documents

Memory efficient FPGA implementation of hough transform for line and circle detection

An improved Hough Transform and its realization on FPGA

An Efficient Implementation of the Hough Transform Using DSP Slices and Block RAMs on the FPGA

An Efficient Implementation of the Gradient-Based Hough Transform Using DSP Slices and Block RAMs on the FPGA

Efficient Hough Transform on the FPGA using DSP Slices and Block RAMs

Resource-Efficient FPGA Architecture and Implementation of Hough Transform

Two stage Real-Time stereo correspondence algorithm and FPGA architecture using a modified Generalized Hough transform

Modified circular Hough transform using FPGA

Efficient architecture for circle detection using Hough transform

A hardware implementation of Hough Transform based on parabolic duality