NDLI: Design of hybrid continuous-time discrete-time delta-sigma modulators

Content Provider	IEEE Xplore Digital Library
Author	Hing-Kit Kwan Siu-Hong Lui Chi-Un Lei Yansong Liu Ngai Wong Ka-Leung Ho
Copyright Year	2008
Description	Author affiliation: Dept. of Electr. & Electron. Eng., Univ. of Hong Kong, Hong Kong (Hing-Kit Kwan; Siu-Hong Lui; Chi-Un Lei; Yansong Liu; Ngai Wong; Ka-Leung Ho)
Abstract	Recent attention has been drawn to the hybrid Delta-Sigma (DeltaSigma) structure featuring the integration of continuous-time (CT) and discrete-time (DT) structures in the loop filter. It combines the accurate loop filter characteristic of a DT DeltaSigma modulator and the inherent anti-aliasing of a CT DeltaSigma modulator. We present a design methodology for building a CT-DT DeltaSigma modulator via the transformation from a DT DeltaSigma modulator prototype. We also demonstrate the tradeoff of applying this structure to cascaded Delta-Sigma modulators compared to pure CT or DT implementations.
Starting Page	1224
Ending Page	1227
File Size	286642
Page Count	4
File Format	PDF
ISBN	9781424416837
DOI	10.1109/ISCAS.2008.4541645
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-05-18
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Delta modulation Filters Clocks Prototypes Electromagnetic interference Jitter Design methodology Sampling methods Noise shaping Electromagnetic coupling design methodology Sigma-Delta modulation oversampling ADC
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The nonidealities of multibit continuous-time sigma delta modulators

Clock jitter insensitive continuous-time /spl Sigma//spl Delta/ modulators

Successful design of cascaded continuous-time /spl Sigma//spl Delta/ modulators

Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter

A simple technique to reduce clock jitter effects in continuous-time delta-sigma modulators

Hybrid modeling techniques for low OSR cascade continuous-time ΣΔ modulators

Loop delay and jitter in continuous-time delta sigma modulators

Spectral shaping of clock jitter errors for continuous time sigma-delta modulators

Modified mismatch-shaping for continuous-time delta-sigma modulators

Design of hybrid continuous-time discrete-time delta-sigma modulators

Similar Documents

The nonidealities of multibit continuous-time sigma delta modulators

Clock jitter insensitive continuous-time /spl Sigma//spl Delta/ modulators

Successful design of cascaded continuous-time /spl Sigma//spl Delta/ modulators

Fundamental limitations of continuous-time delta-sigma modulators due to clock jitter

A simple technique to reduce clock jitter effects in continuous-time delta-sigma modulators

Hybrid modeling techniques for low OSR cascade continuous-time ΣΔ modulators

Loop delay and jitter in continuous-time delta sigma modulators

Spectral shaping of clock jitter errors for continuous time sigma-delta modulators

Modified mismatch-shaping for continuous-time delta-sigma modulators

Design of hybrid continuous-time discrete-time delta-sigma modulators