NDLI: Design and Testing of an Integrated Circuit for Multi-Electrode Neural Recording

Content Provider	IEEE Xplore Digital Library
Author	Harrison, R.R. Watkins, P.T. Kier, R.J. Black, D.J. Lovejoy, R.O. Normann, R.A. Solzbacher, F.
Copyright Year	2007
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Utah Univ., Salt Lake City, UT (Harrison, R.R.; Watkins, P.T.; Kier, R.J.; Black, D.J.; Lovejoy, R.O.)
Abstract	The authors have developed a single-chip neural recording system with wireless power delivery and telemetry. The 0.5-mum CMOS IC is designed to be bonded to the back of a 100-channel Utah electrode array. A pad near each amplifier allows connection of the chip to the MEMS electrode array. The complete integrated neural interface receives power wirelessly through a 2.64-MHz inductive link. A clock, regulated supply, and commands are derived from the power signal .The neural amplifiers each have a gain of 60 dB. A 10-bit charge-redistribution ADC is used to digitize the signal from one amplifier selected with an analog MUX. Digitizing all channels simultaneously would generate prohibitively high data rates; therefore, the authors perform data reduction by incorporating one-bit "spike detectors" into each amplifier. Neural data is transmitted off chip using an integrated 433-MHz FSK transmitter. The chip measures 4.7 times 5.9 mm and consumes 13.5 mW of power
Sponsorship	VLSI Soc. of India IEEE CAS Soc. IEEE ED Soc. ACM IEEE SSC Soc
Starting Page	907
Ending Page	912
File Size	689169
Page Count	6
File Format	PDF
ISBN	0769527620
ISSN	10639667
DOI	10.1109/VLSID.2007.63
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-01-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Circuit testing Integrated circuit testing Electrodes Telemetry CMOS integrated circuits Bonding Micromechanical devices Clocks Power amplifiers Gain
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in