NDLI: Automatic Power Modeling of Infrastructure IP for System-on-Chip Power Analysis

Content Provider	IEEE Xplore Digital Library
Author	Bansal, N. Lahiri, K. Raghunathan, A.
Copyright Year	2007
Description	Author affiliation: NEC Labs. America, Princeton, NJ (Bansal, N.; Lahiri, K.; Raghunathan, A.)
Abstract	Modern system-on-chips (SoCs) are often designed under stringent time to market constraints. Hence, they are realized by reusing a number of predesigned components (or IP blocks) that implement standard, yet critical functions. An important category of IP blocks are the so called infrastructure IP (IIP) blocks, which include interfaces to off chip memory, I/O devices, and peripherals, as well as hardware to provide DMA transfers, interrupts, timing, etc. IIP components are often responsible for a substantial portion of a SoC's power consumption, making it important to model and consider their effect in power aware SoC design. However, system level power analysis and optimization has, for the most part, focused on the processor, memory hierarchy, interconnect, and application specific hardware. Relatively little work has addressed modeling the power consumed by these infrastructure IP (IIP) components, or their impact on system level tradeoffs. This paper describes a systematic methodology to automatically generate power models for IIP components for use in system level power analysis and optimization tools. Our methodology starts with (i) a high level functional model of an IIP component designed for fast simulation, and (ii) a corresponding implementation model (RTL or gate level description), from which accurate power estimates can be obtained. It automatically generates an enhanced version of the high level functional model, which includes an accurate, yet efficient power model. This paper describes the key steps of the methodology, and presents techniques based on statistical analysis and symbolic regression to automate the most labor intensive steps. The proposed methodology has been applied to several commercial IIP designs, including ones from the Synopsys Design Ware library. The resulting power models produce estimates that are within 7% of gate level power analysis, while being several hundred times faster, making them highly suitable for system level power analysis. Moreover, the use of an automatic methodology drastically reduces the effort spent in power model development, from over a week to under an hour in some cases. The automatically generated models have been integrated into an inhouse system level power estimation framework. We demonstrate their utility in exploring system level design tradeoffs using an example SoC design
Sponsorship	VLSI Soc. of India IEEE CAS Soc. IEEE ED Soc. ACM IEEE SSC Soc
Starting Page	513
Ending Page	520
File Size	438004
Page Count	8
File Format	PDF
ISBN	0769527620
ISSN	10639667
DOI	10.1109/VLSID.2007.46
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-01-06
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power system modeling System-on-a-chip Power generation Hardware Time to market Timing Energy consumption Power system interconnection Optimization methods Statistical analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in