Please wait, while we are loading the content...
| Content Provider | IEEE Xplore Digital Library |
|---|---|
| Author | Teck, Siong Chin Leng, Eu Poh Chu, Tan Lan Ibrahim, Mohd Rusli Kheng, Au Ying Yun, Yow Kai Xi, Zhang Lee, Cheryl Dan, Su Wei, Tok Chee Murali, Sarangapani |
| Copyright Year | 2014 |
| Description | Author affiliation: Freescale Semiconductor, (M) Sdn. Bhd. No. 2, Jalan SS 8/2 Free Industrial Zone, Sungei Way Petaling Jaya 47300, Selangor, Malaysia (Teck, Siong Chin; Leng, Eu Poh; Chu, Tan Lan; Ibrahim, Mohd Rusli; Kheng, Au Ying; Yun, Yow Kai) || Heraeus Materials Singapore Pte Ltd, Block 5002 Ang Mo Kio Ave 5 #04-05 TECHplace II, Singaapore 569871 Robert Lyn Microbonds Inc., 151 Amber Street, Unit 12, Markham, Ontario Canada LR3 3B3 (Xi, Zhang; Lee, Cheryl; Dan, Su; Wei, Tok Chee; Murali, Sarangapani) |
| Abstract | In the recent years, insulated wire bond is getting more attention by packaging technologist as another potential option of cost saving after Cu wire bond conversion due to its flexibility in wire bond without the fear of wire short. This is especially practical for products with very complex and multitier wire bond layout which have higher wire short risk. The process also offers greater flexibility in wire bond layout design which can lead to die size reduction and standardization of substrate / leadframe for cost saving. As the wire has the capability to touch each other without causing electrical short, this feature also has been adopted to generate or enhance the capacitance effect based on device requirement. Insulated wire bond process however has some challenges as compared to the bare wire bond process. With additional organic wire coating as insulation layer, direct contact of 2 metals, i.e. wire and Al pad for IMC formation is not possible. Organic coating needs to be sufficiently removed for inter diffusion of 2 metals. The challenge can be easily observed during post bond formation with wire bond problems such as non stick on lead (NSOL) and short tail if the wire coating is not effectively eliminated through mechanical scrubbing. Ball bond process, with the existence of electrical flame off (EFO) to burn and evaporate organic coating before free air ball (FAB) formation, is a relatively easy process for insulated wire, but thicker insulation coating can result in pointed or irregular FAB formation resulting in non stick on pad problem in some severe cases. This study aims to define an optimum wire bond process and coating material recipe for Tape Ball Grid Array (TBGA) package with first ever attempt at using 18μm PdCu wire size to achieve high volume manufacturing (HVM) capability for 47μm pad pitch. TBGA is well known for its difficulty on post bond formation due to fine pitch lead finger on polyimide flex sitting on top of adhesive layers in substrate configuration. The characterization and optimization process involved 4 key factors: capillary, plasma cleaning, wire coating and wire bond parameters. Series of evaluation and DOEs were performed to establish optimized parameter window on each factor in terms of wire bond integrity and bondability. All optimized settings were later integrated and subjected to HVM run. From HVM verification, all wire bond quality requirements were fulfilled. Wire bond MTBA achieved more than 2hrs and successfully passed industrial level package reliability stressings with no electrical failures. In summary, the most challenging 18μm insulated Pd Cu wire bonding process on TBGA package can be made possible through a detailed process characterization and careful consideration of manufacturing performance. |
| Starting Page | 611 |
| Ending Page | 617 |
| File Size | 3018082 |
| Page Count | 7 |
| File Format | |
| ISBN | 9781479969944 |
| DOI | 10.1109/EPTC.2014.7028425 |
| Language | English |
| Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Publisher Date | 2014-12-03 |
| Publisher Place | Singapore |
| Access Restriction | Subscribed |
| Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
| Subject Keyword | Wires Coatings Plasmas Surface treatment Rough surfaces Surface roughness Surface morphology Tape BGA Insulated Pd coated Cu wire Cu wire bonding ultra fine pitch |
| Content Type | Text |
| Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
| Sl. | Authority | Responsibilities | Communication Details |
|---|---|---|---|
| 1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
| 2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
| 3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
| 4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
| 5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
| 6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
| 7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
| 8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
| 9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
|
Loading...
|