NDLI: A progress report on the Livermore Miniature Vacuum Tube Project

Content Provider	IEEE Xplore Digital Library
Author	Orvis, W.J. Ciarlo, D.R. McConaghy, C.F. Yee, J.H. Hee, E. Hunt, C. Trujillo, J.
Copyright Year	1989
Description	Author affiliation: Lawrence Livermore Nat. Lab., CA, USA (Orvis, W.J.; Ciarlo, D.R.; McConaghy, C.F.; Yee, J.H.; Hee, E.)
Abstract	The design and building of micron-sized vacuum diodes and triodes using the sacrificial layer process is discussed. The devices use silicon field emitters etched into the surface of a silicon wafer. The field emitters are then buried in layers of glass and conductive polysilicon to produce the grid and anode. The last step is to remove the glass layers, leaving the free-standing anode and grid with 1-2- mu m separations. Vacuum microelectronics are expected to be hard to more than 10/sup 17/ neutrons/cm/sup 2/ and 10/sup 8/ rad(Si) of gammas without sustaining permanent damage. This is three to four orders of magnitude greater than the radiation levels that comparable silicon devices can withstand. Upset is expected to be on the order of 10/sup 11/ rad(Si)/s, compared to 10/sup 8/ rad(Si)/s for silicon devices. Vacuum microelectronics should also be able to withstand in excess of 775 K, compared to a maximum of 650 K for the best silicon devices. Current work involves enhancing the sharpness of the field emitters, so that they can operate at lower voltages. Recent application of an oxidation sharpening method has created tips with a radius of curvature on the tip of less than 10 AA.<>
Starting Page	529
Ending Page	531
File Size	256153
Page Count	3
File Format	PDF
ISBN	0780308174
ISSN	01631918
DOI	10.1109/IEDM.1989.74337
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-12-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Electron tubes Silicon devices Glass Anodes Microelectronics Buildings Diodes Etching Neutrons Voltage
Content Type	Text
Resource Type	Article
Subject	Materials Chemistry Electronic, Optical and Magnetic Materials Condensed Matter Physics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in