NDLI: Quick detection of difficult bugs for effective post-silicon validation

Content Provider	IEEE Xplore Digital Library
Author	Lin, D. Hong, T. Fallah, F. Hakim, N. Mitra, S.
Copyright Year	2012
Description	Author affiliation: Intel Corp., Santa Clara, CA, USA (Hakim, N.) \|\| Dept. of EE, Stanford Univ., Stanford, CA, USA (Lin, D.; Hong, T.; Fallah, F.; Mitra, S.)
Abstract	We present a new technique for systematically creating postsilicon validation tests that quickly detect bugs in processor cores and uncore components (cache controllers, memory controllers, on-chip networks) of multi-core System on Chips (SoCs). Such quick detection is essential because long error detection latency, the time elapsed between the occurrence of an error due to a bug and its manifestation as an observable failure, severely limits the effectiveness of existing post-silicon validation approaches. In addition, we provide a list of realistic bug scenarios abstracted from “difficult” bugs that occurred in commercial multi-core SoCs. Our results for an OpenSPARC T2-like multi-core SoC demonstrate: 1. Error detection latencies of “typical” post-silicon validation tests can be very long, up to billions of clock cycles, especially for bugs in uncore components. 2. Our new technique shortens error detection latencies by several orders of magnitude to only a few hundred cycles for most bug scenarios. 3. Our new technique enables 2-fold increase in bug coverage. An important feature of our technique is its software-only implementation without any hardware modification. Hence, it is readily applicable to existing designs.
Starting Page	561
Ending Page	566
File Size	595401
Page Count	6
File Format	PDF
ISBN	9781450311991
ISSN	0738100X
e-ISBN	9781450311991
DOI	10.1145/2228360.2228461
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Computer bugs System-on-a-chip Clocks Runtime Instruction sets Reliability Input variables Verification Debug Post-Silicon Validation Quick Error Detection
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Quick detection of difficult bugs for effective post-silicon validation

Overcoming post-silicon validation challenges through Quick Error Detection (QED)

QED post-silicon validation and debug: Frequently asked questions

A structured approach to post-silicon validation and debug using symbolic quick error detection

Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection

Quick error detection tests with fast runtimes for effective post-silicon validation and debug

Overcoming post-silicon validation challenges through quick error detection (QED)

QED post-silicon validation and debug: Invited abstract

Hybrid Quick Error Detection (H-QED): Accelerator validation and debug using high-level synthesis principles

Quick detection of difficult bugs for effective post-silicon validation

Similar Documents

Quick detection of difficult bugs for effective post-silicon validation

Overcoming post-silicon validation challenges through Quick Error Detection (QED)

QED post-silicon validation and debug: Frequently asked questions

A structured approach to post-silicon validation and debug using symbolic quick error detection

Effective Post-Silicon Validation of System-on-Chips Using Quick Error Detection

Quick error detection tests with fast runtimes for effective post-silicon validation and debug

Overcoming post-silicon validation challenges through quick error detection (QED)

QED post-silicon validation and debug: Invited abstract

Hybrid Quick Error Detection (H-QED): Accelerator validation and debug using high-level synthesis principles

Quick detection of difficult bugs for effective post-silicon validation