NDLI: Point and discard: A hard-error-tolerant architecture for non-volatile last level caches

Content Provider	IEEE Xplore Digital Library
Author	Jue Wang Xiangyu Dong Yuan Xie
Copyright Year	2012
Description	Author affiliation: Department of Computer Science and Engineering, Pennsylvania State University (Jue Wang; Xiangyu Dong; Yuan Xie)
Abstract	Technology scaling of SRAM and embedded DRAM is increasingly constrained by limitations such as leakage power and silicon area. Emerging non-volatile memory technologies are considered as the potential SRAM/eDRAM alternatives for last-level caches in terms of energy and area savings. Unfortunately, these non-volatile memory technologies usually have limited write endurance. Even worse, process variation causes some cells to wear out much earlier than others. While state-of-the-art error-tolerant techniques such as ECC can handle transient soft errors, we need a new architecture for non-volatile last-level caches whose reliability is mainly challenged by hard errors. This paper presents Point-and-Discard (PAD), a hard-failure-tolerant architecture for non-volatile caches. PAD has no initial performance penalty and ensures gradual performance overhead with small storage overhead. By adopting PAD, the lifetime of non-volatile caches can be improved by 4.6X over the conventional architecture under a typical process variation $condition.^{1}$
Starting Page	253
Ending Page	258
File Size	368998
Page Count	6
File Format	PDF
ISBN	9781450311991
ISSN	0738100X
e-ISBN	9781450311991
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Nonvolatile memory Error correction codes Multiplexing Arrays Phase change random access memory error tolerance Cache non-volatile memories
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Point and discard: a hard-error-tolerant architecture for non-volatile last level caches

FREE-p: Protecting non-volatile memory against both hard and soft errors

Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design

Emerging non-volatile memories: Opportunities and challenges

Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture

Free-p: A Practical End-to-End Nonvolatile Memory Protection Mechanism

Non-Volatile semiconductor memories for nano-scale technology

PSP-Cache: A low-cost fault-tolerant cache memory architecture

MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories

Point and discard: A hard-error-tolerant architecture for non-volatile last level caches

Similar Documents

Point and discard: a hard-error-tolerant architecture for non-volatile last level caches

FREE-p: Protecting non-volatile memory against both hard and soft errors

Dynamically reconfigurable hybrid cache: An energy-efficient last-level cache design

Emerging non-volatile memories: Opportunities and challenges

Prediction Hybrid Cache: An Energy-Efficient STT-RAM Cache Architecture

Free-p: A Practical End-to-End Nonvolatile Memory Protection Mechanism

Non-Volatile semiconductor memories for nano-scale technology

PSP-Cache: A low-cost fault-tolerant cache memory architecture

MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories

Point and discard: A hard-error-tolerant architecture for non-volatile last level caches