NDLI: Towards fault-tolerant embedded systems with imperfect fault detection

Content Provider	IEEE Xplore Digital Library
Author	Jia Huang Kai Huang Raabe, A. Buckl, C. Knoll, A.
Copyright Year	2012
Description	Author affiliation: Fortiss GmbH, Munich, Germany (Jia Huang; Kai Huang; Raabe, A.; Buckl, C.) \|\| Tech. Univ. Munchen, Munich, Germany (Knoll, A.)
Abstract	Many state-of-the-art approaches on fault-tolerant system design make the simplifying assumption that all faults are detected within a certain time interval. However, based on a detailed experimental analysis, we observe that perfect fault detection is not only an impractical assumption but even if implementable also a suboptimal design decision. This paper presents an approach that takes imperfect fault detection into account. Novel analysis and optimization techniques are developed, which distinguish detectable and undetectable faults in the overall workflow. Besides synthesizing the task schedules, our approach also decides which of the available fault detectors is selected for each task instance. Experimental results show that our approach finds solutions with several orders of magnitude higher reliability than current approaches.
Starting Page	188
Ending Page	196
File Size	1073077
Page Count	9
File Format	PDF
ISBN	9781450311991
ISSN	0738100X
e-ISBN	9781450311991
DOI	10.1145/2228360.2228398
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-06-03
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Fault detection Schedules Redundancy Optimization Reliability engineering Design Optimization Embedded Systems Reliability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Towards fault-tolerant embedded systems with imperfect fault detection

Reliability-Aware Design Optimization for Multiprocessor Embedded Systems

Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems

Fault tolerance for embedded control system

Optimal design configurations of fault-tolerant systems

MODELING IMPERFECT COVERAGE IN FAULT-TOLERANT SYSTEMS

Towards Fault-Tolerant Embedded Systems with Imperfect Fault Detection

Hardware/software optimization of error detection implementation for real-time embedded systems

Reliability optimization models for fault-tolerant distributed systems

Towards fault-tolerant embedded systems with imperfect fault detection

Similar Documents

Towards fault-tolerant embedded systems with imperfect fault detection

Reliability-Aware Design Optimization for Multiprocessor Embedded Systems

Analysis and optimization of fault-tolerant task scheduling on multiprocessor embedded systems

Fault tolerance for embedded control system

Optimal design configurations of fault-tolerant systems

MODELING IMPERFECT COVERAGE IN FAULT-TOLERANT SYSTEMS

Towards Fault-Tolerant Embedded Systems with Imperfect Fault Detection

Hardware/software optimization of error detection implementation for real-time embedded systems

Reliability optimization models for fault-tolerant distributed systems

Towards fault-tolerant embedded systems with imperfect fault detection