NDLI: Differential-pair-based current-mode analog signal processing

Content Provider	IEEE Xplore Digital Library
Author	Wojtyna, R.
Copyright Year	2015
Description	Author affiliation: Fac. of Telecommun., Univ. of Technol. & Life Sci. Bydgoszcz, Bydgoszcz, Poland (Wojtyna, R.)
Abstract	In CMOS electronics using differential pairs, input signals are usually supplied to gate terminals of MOS transistors creating the pair. Then, the tail terminal of the pair is used to ensure the required bias needed for proper operation of the transistors. In this paper, we show that roles of the gate and tail terminals can be changed. This implies, among others, that the tail can be used as a terminal delivering the input signal. In such a case, new possibilities of decreasing the circuit power consumption occur, especially when making use of current mode techniques. This is because the power consumption can drop to zero if the input signal disappears. Combining current mode technique with the differential one enables to achieve important circuit advantages like the required small headroom and simplicity of realizing signal summation with the ability of a considerable reduction of common-mode effects, characteristic of differential methods. The last feature allows us to process even very weak signals, like it is the case at input stages of the popular differential amplifiers. Necessary conditions for successful implementation of the proposed idea have been explained. Example of a simple CMOS circuit operating according to theoretical predictions made is also presented.
Starting Page	585
Ending Page	588
File Size	314438
Page Count	4
File Format	PDF
e-ISBN	9788363578077
DOI	10.1109/MIXDES.2015.7208591
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-25
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Department of Microelectronics and Computer Science, Lodz Univeristy of Technology
Subject Keyword	MOSFET Power demand low power electronics Analog signal processing differential pairs and circuits current mode operation Threshold voltage Differential amplifiers CMOS integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in