NDLI: Implementation of an algorithm for heart rate measurement in a specialized multi-core processor

Content Provider	IEEE Xplore Digital Library
Author	Sondej, T. Tomaszewski, D. Rozanowski, K.
Copyright Year	2015
Description	Author affiliation: Electron. Dept., Mil. Univ. of Technol., Warsaw, Poland (Sondej, T.; Tomaszewski, D.) \|\| Aviation Bioeng. Dept., Mil. Inst. of Aviation Med., Warsaw, Poland (Rozanowski, K.)
Abstract	The article presents the method for implementation and results of examination of the Pan-Tompkins algorithm using a specialized 4-core Azurite processor, based on MIPS-II instruction set. The algorithm is used to determine heart rate on the basis of ECG signals. Azurite is a Multiprocessor System-on-Chip featuring an analog and a digital part. The digital part has been implemented in a Xilinx Virtex-6 FPGA system. An experimental study was carried out using one and three cores of Azurite processor as well as using the widely available microprocessor of the STM32F4 series (based on Cortex-M4F core). Same results were obtained for both types of cores. Division of the Pan-Tompkins algorithms into stages processed in 3 processor cores allowed for a 2.5 speedup of computations. Processing of a 27-second fragment of the ECG signal (sampling frequency of 250 Hz) using three cores of the Azurite processor (processor clock frequency of 100 MHz) took as little as 6.9 ms.
Starting Page	74
Ending Page	78
File Size	160290
Page Count	5
File Format	PDF
e-ISBN	9788363578077
DOI	10.1109/MIXDES.2015.7208484
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-25
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Department of Microelectronics and Computer Science, Lodz Univeristy of Technology
Subject Keyword	Algorithm design and analysis QRS detection heart rate Multicore processing data processing multi-core processor Heart rate Microprocessors Signal processing algorithms multi-core processing Electrocardiography multithreading pipeline processing Field programmable gate arrays biomedical monitoring digital signal processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in