NDLI: Analog sorting circuit for the application in self-organizing neural networks based on neural gas learning algorithm

Content Provider	IEEE Xplore Digital Library
Author	Talaska, T. Dlugosz, R.
Copyright Year	2015
Description	Author affiliation: Fac. of Telecommun., UTP Univ. of Sci. & Technol., Bydgoszcz, Poland (Talaska, T.; Dlugosz, R.)
Abstract	The paper presents a new, mixed analog-digital, circuit for analog sorting signals. In comparison to other circuits of this type the proposed solution offers large versatility. The main objective is its application in Neural Gas (NG) learning algorithm used to train unsupervised neural networks (NNs). However, the circuit can also be used in nonlinear processing of analog signals. It is capable of performing simultaneously several typical nonlinear operations that include Min, Max and Median filtering. The circuit offers high accuracy, however the difference between signals that can be distinguished depends on the steepness of a reference ramp signal. For example, the circuit it able to distinguish signals that differ by 10 nA if the assumed time is larger than 1 μs. Since a typical number of neurons in the NN exceeds 100-200, the circuit has been designed to sort so many input signals. The sorting operation provides us values of particular output signals, as well as the information which inputs signals deliver particular output signals. This second feature is used in case of the application of the circuit in NN. The system was implemented in the TSMC 180nm CMOS technology and verified in the HSpice environment. For 8 inputs varying in between 1 to 10 μA the circuit dissipates an average power of 250 μW.
Starting Page	282
Ending Page	286
File Size	424117
Page Count	5
File Format	PDF
e-ISBN	9788363578077
DOI	10.1109/MIXDES.2015.7208527
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-25
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Department of Microelectronics and Computer Science, Lodz Univeristy of Technology
Subject Keyword	Radiation detectors Neurons CMOS implementation Neural Gas learning algorithm Artificial neural networks Sorting circuit CMOS integrated circuits Analog signals Self-Organizing Neural Networks Biological neural networks Sorting
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in