NDLI: Impact of process variation on timing characteristics of MTCMOS flip-flops for low-power mobile multimedia applications

Content Provider	IEEE Xplore Digital Library
Author	Eun Ju Hwang Wook Kim Young Hwan Kim
Copyright Year	2009
Description	Author affiliation: Division of Electrical and Computer Engineering, Pohang University of Science and Technology, Republic of Korea (Eun Ju Hwang; Wook Kim; Young Hwan Kim)
Abstract	In mobile multimedia applications, low power is a very important requirement for hardware systems. Reducing the standby power to a negligible level, multi-threshold CMOS (MTCMOS) has been accepted as one of the most effective circuit techniques for low power design of the mobile equipments. However, the aggressive technology scaling has increased process variation, which in turn has caused significant changes in system performance and behavior of the designed circuits. Thus, process variation affects not only the performance of the MTCMOS circuits but also the yield of MTCMOS SoCs today. Therefore, the investigation of the effect of process variation becomes more important than ever. This paper investigates representative MTCMOS flip-flop architectures in the timing sensitivity to process variation. To consider the impacts of process variation accurately, Monte-Carlo simulation was used and the results were compared in timing variability and yield. Also, this paper shows which process parameter gives the largest impact on timing variations of the MTCMOS flip-flops. In addition, the differences of timing variation characteristics under different technology nodes are presented. Finally, this paper investigates the usefulness of the conventional corner-based analysis on the MTCMOS flip-flops under the ultra deep submicron process technology today.
Starting Page	332
Ending Page	335
File Size	502584
Page Count	4
File Format	PDF
ISBN	9789810824686
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-14
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	NANYANG TECHNOLOGICAL UNIV
Subject Keyword	Multimedia systems Circuits Application software Flip-flops System performance process variation mobile applications CMOS technology Timing Power dissipation Logic MTCMOS design flip-flop Mobile computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme

Ultra-low power flip-flops for MTCMOS circuits

A novel high-performance low-power CMOS master-slave flip-flop

Comparative Analysis of Process Variation Impact on Flip-Flop Power-Performance

An MTCMOS design methodology and its application to mobile computing

Ultra-low power subthreshold flip-flop design

A high performance D-flip flop design with low power clocking system using MTCMOS technique

83 P a g e Design of Aware Flip-Flop with Low Power Variations by P-Spice

1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

Impact of process variation on timing characteristics of MTCMOS flip-flops for low-power mobile multimedia applications

Similar Documents

Single-phase adiabatic flip-flops and sequential circuits with power-gating scheme

Ultra-low power flip-flops for MTCMOS circuits

A novel high-performance low-power CMOS master-slave flip-flop

Comparative Analysis of Process Variation Impact on Flip-Flop Power-Performance

An MTCMOS design methodology and its application to mobile computing

Ultra-low power subthreshold flip-flop design

A high performance D-flip flop design with low power clocking system using MTCMOS technique

83 P a g e Design of Aware Flip-Flop with Low Power Variations by P-Spice

1.5-V low supply voltage 43-Gb/s delayed flip-flop circuit

Impact of process variation on timing characteristics of MTCMOS flip-flops for low-power mobile multimedia applications