NDLI: ILP-based optimal multi-threshold voltages assignment under performance constraints

Content Provider	IEEE Xplore Digital Library
Author	Chun-Hua Chung His-An Chien Hsin-Hsiung Huang Tsai-Ming Hsieh
Copyright Year	2009
Description	Author affiliation: Dept. of Information and Computer Engineering, Chung Yuan Christian University, Chung-Li, Taiwan, R.O.C. (Chun-Hua Chung; Tsai-Ming Hsieh) \|\| Dept. of Computer Science, National Tsing Hua University, Hsinchu, Taiwan, R.O.C. (His-An Chien) \|\| Dept. of Electronic Engineering, Lunghwa Univ. of Science and Technology, Taoyuan, Taiwan, R.O.C. (Hsin-Hsiung Huang)
Abstract	The reduction of leakage power has become a more and more important issue in deep sub-micron VLSI low power design. In this paper, we implement a multi threshold voltage optimization methodology for low leakage power. The objective is to minimize the leakage power consumption of the combinational circuit and under various critical path timing constraints. After circuit static timing analysis, we formulate corresponding circuit power and timing model, and then solve the problem by using the integer linear programming (ILP)-based method. For the ILP formulations, the commercial tool LINGO is used to get the optimized result. All benchmark circuits are realized with TSMC 90nm library. Experimental results indicate that multi-threshold voltage approach can provide up to 45.40% average leakage reduction by comparing to original design, and average runtime can achieve 21 seconds.
Starting Page	417
Ending Page	420
File Size	441720
Page Count	4
File Format	PDF
ISBN	9789810824686
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-12-14
Publisher Place	Singapore
Access Restriction	Subscribed
Rights Holder	NANYANG TECHNOLOGICAL UNIV
Subject Keyword	Energy consumption Optimization methods threshold voltage Very large scale integration Combinational circuits integer linear programming (ILP) Circuit analysis Runtime Integer linear programming Threshold voltage Libraries Timing leakage
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FSMD Partitioning for Low Power Using ILP

A novel technique for reducing leakage current of VLSI combinational circuits

Optimal V/sub th/ assignment and buffer insertion for simultaneous leakage and glitch minimization though integer linear programming (ILP)

A Unified Optimal Voltage Selection Methodology for Low-Power Systems

Cell based performance optimization of combinational circuits

Statistical timing optimization of combinational logic circuits

An implementation of a 32-bit ARM processor using dual power supplies and dual threshold voltages

The epsilon-approximation to discrete vt assignment for leakage power minimization (2009).

A gate resizing technique for high reduction in power consumption

ILP-based optimal multi-threshold voltages assignment under performance constraints

Similar Documents

FSMD Partitioning for Low Power Using ILP

A novel technique for reducing leakage current of VLSI combinational circuits

Optimal V/sub th/ assignment and buffer insertion for simultaneous leakage and glitch minimization though integer linear programming (ILP)

A Unified Optimal Voltage Selection Methodology for Low-Power Systems

Cell based performance optimization of combinational circuits

Statistical timing optimization of combinational logic circuits

An implementation of a 32-bit ARM processor using dual power supplies and dual threshold voltages

The epsilon-approximation to discrete vt assignment for leakage power minimization (2009).

A gate resizing technique for high reduction in power consumption

ILP-based optimal multi-threshold voltages assignment under performance constraints