NDLI: P4M-6 A Low Noise Capacitive Feedback Analog Front-End for CMUTs in Intra Vascular Ultrasound Imaging

Content Provider	IEEE Xplore Digital Library
Author	Cenkeramaddi, L.R. Bozkurt, A. Yalgin Yamaner, F. Ytterdal, T.
Copyright Year	2007
Description	Author affiliation: Norwegian Univ. of Sci. & Technol., Trondheim (Cenkeramaddi, L.R.)
Abstract	In this paper, we present the capacitive feedback analog front-end for intra vascular ultrasound (IVUS) imaging as opposed to the conventional resistive feedback analog front-ends. In our proposed capacitive feedback architecture, floating input node of the amplifier is dynamically biased during the transmit mode of the CMUTs (capacitive micromachined ultrasound transducers). During the reception mode, the biased voltage at the floating input node of the amplifier is stored on the gate of input transistor of the amplifier. A high voltage pulser circuit with small output capacitance is integrated on-chip with the proposed low-noise capacitive feedback receiver. The proposed capacitive feedback analog front-end circuit is designed using the 0.35 mum high-voltage CMOS technology library of Austria Microsystems Corporation. Based on post- layout simulation results, we were able to achieve an overall noise figure of less than 2 dB with the proposed capacitive feedback analog front end for the amplification of signals generated by a 100times200 $mum^{2}$ CMUT array element.
Starting Page	2143
Ending Page	2146
File Size	383514
Page Count	4
File Format	PDF
ISBN	9781424413836
ISSN	10510117
DOI	10.1109/ULTSYM.2007.539
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Ultrasonic imaging Pulse amplifiers Voltage Feedback circuits CMOS technology Ultrasonic transducers Pulse circuits Capacitance Output feedback CMOS analog integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in