NDLI: A capacitively phase-coupled low noise, low power 0.8-to-28.2GHz quadrature ring VCO in 40nm CMOS

Content Provider	IEEE Xplore Digital Library
Author	Schober, S.M. Choma, J.
Copyright Year	2015
Description	Author affiliation: Univ. of Southern California, Los Angeles, CA, USA (Schober, S.M.; Choma, J.)
Abstract	This paper presents a novel tunable wide-operating range capacitively phase-coupled low noise, low power ring-based voltage controlled oscillator (VCO) for use in multi-GHz phase-locked loops (PLLs). The basic building blocks of the ring oscillator (RO) design are discussed along with a technique to expand the VCO to a variety of phases and frequencies without the use of physical inductors. Improved performance with minimal phase noise are achieved in this ring VCO design through distributed passive-element injection locking (IL) of the staged phases via a network of symmetrically placed metal interconnect capacitors. Using this method, a 0.8-to-28.2 GHz quadrature ring VCO was designed, fabricated, and physically tested with a PLL in an all-digital 40nm TSMC CMOS process. Most notably the proposed quadrature VCO occupies an area of $0.0024mm^{2},$ consumes a power of 0.88mW at a 1.0V supply voltage, and possesses a phase noise of -124.5dBc/Hz at the 10MHz offset for a carrier frequency of 28.0GHz.
Starting Page	1
Ending Page	4
File Size	647784
Page Count	4
File Format	PDF
ISBN	9781479988938
DOI	10.1109/NEWCAS.2015.7181985
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-07
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Voltage-controlled oscillators Phase locked loops Phase noise Ring oscillators Capacitors Inverters coupling circuits phase-locked loops phase noise jitter flicker noise injection-locked oscillators
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 1.25mW 0.8–28.2GHz charge pump PLL with 0.82ps RMS jitter in all-digital 40nm CMOS

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

Load independent bulk-coupled low power quadrature LC VCO

A 0.8-V CMOS quadrature LC VCO using capacitive coupling

A low-complexity, low phase noise, low-voltage phase-aligned ring oscillator in 90 nm digital CMOS

A Low Jitter Multi-Phase PLL with Capacitive Coupling

A 0.8/0.9-V 5.4-GHz phase-locked loop with inductance coupled VCO in 0.18-μm CMOS

A Super-Harmonic Back-Gate Coupled Quadrature VCO in Standard CMOS Process

A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy

A capacitively phase-coupled low noise, low power 0.8-to-28.2GHz quadrature ring VCO in 40nm CMOS

Similar Documents

A 1.25mW 0.8–28.2GHz charge pump PLL with 0.82ps RMS jitter in all-digital 40nm CMOS

High-frequency half-integral subharmonic locked ring-VCO-based scalable PLL in 90 nm CMOS

Load independent bulk-coupled low power quadrature LC VCO

A 0.8-V CMOS quadrature LC VCO using capacitive coupling

A low-complexity, low phase noise, low-voltage phase-aligned ring oscillator in 90 nm digital CMOS

A Low Jitter Multi-Phase PLL with Capacitive Coupling

A 0.8/0.9-V 5.4-GHz phase-locked loop with inductance coupled VCO in 0.18-μm CMOS

A Super-Harmonic Back-Gate Coupled Quadrature VCO in Standard CMOS Process

A 1.8-GHz injection-locked quadrature CMOS VCO with low phase noise and high phase accuracy

A capacitively phase-coupled low noise, low power 0.8-to-28.2GHz quadrature ring VCO in 40nm CMOS