NDLI: Spurious-noise-free buck regulator for direct powering of analog/RF loads using PWM control with random frequency hopping and random phase chopping

Content Provider	IEEE Xplore Digital Library
Author	Chengwu Tao Fayed, A.A.
Copyright Year	2011
Description	Author affiliation: Iowa State University, Ames, IA (Chengwu Tao; Fayed, A.A.)
Abstract	Buck regulators are widely employed in portable devices due to their high power-conversion efficiency. However, due to their spurious output noise, they are not directly used to power sensitive analog/RF modules, and subsequent linear low-dropout regulators (LDOs) are needed to generate secondary low-noise supply rails for these modules. This results in lower efficiency, and increased size and cost. Moreover, as switching frequencies increase to reduce passive components, LDOs become less effective in filtering the switching noise due to their poor power-supply rejection (PSR) beyond 1MHz [1]. Several techniques for reducing the spurious noise of buck regulators by manipulating their switching behavior have been studied. This includes using ΔΣ or Δ modulators in the control loop [2, 3], which although reduce the spurs, result in large increases in the noise floor that mandates subsequent LDOs [1]. Other techniques redistribute the power of each spur into multiple smaller ones using random frequency hopping [4], or periodic monotonic frequency stepping [5]. However, the resulting spectrum continues to be spurious and the reduction reported in the largest spur is limited to 10 to 12dB. This limited reduction, coupled with the fact that many extra spurs are generated, leaves the load circuitry vulnerable to performance degradation. This paper proposes a pulse-width modulation (PWM) control scheme for buck converters based on combining random frequency hopping with phase chopping. The technique results in full elimination of spurs, elimination of hopping transients, very low noise floor, and minimalist implementation with little overhead on area and power.
Starting Page	396
Ending Page	398
File Size	2694619
Page Count	3
File Format	PDF
ISBN	9781612843032
ISSN	01936530
e-ISBN	9781612843025
DOI	10.1109/ISSCC.2011.5746368
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-02-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Floors Frequency shift keying Switches Regulators Artificial neural networks Converters
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in