NDLI: A low-power fully integrated RF locked loop for Miniature Atomic Clock

Content Provider	IEEE Xplore Digital Library
Author	Ruffieux, D. Contaldo, M. Haesler, J. Lecomte, S.
Copyright Year	2011
Description	Author affiliation: CSEM, Neuchatel, Switzerland (Ruffieux, D.; Contaldo, M.; Haesler, J.; Lecomte, S.)
Abstract	Very accurate local clocks play a fundamental role in modern communication and navigation applications. High-precision references enable fast communication data rates, while in navigation they allow longer holdover operation times in the absence of a synchronization signal, for example from the Global Positioning System (GPS). Even if this high accuracy can be achieved with atomic clocks, only the recent developments in photonics and MEMS processes allowed reaching the low power consumptions and small sizes needed for hand-held devices [1], paving the way to the realization of Miniature Atomic Clocks (MAC). However, reaching the target of overall device volumes $<1cm^{3}$ and power consumptions <30mW [2] requires further miniaturization and improved design of all the system aspects, including the RF control electronics, which has to consume low power without affecting the clock performances. State-of-the-art implementations as [3] and [4] reached interesting low-power consumption performances, but using discrete electronic components that limit system miniaturization. This work presents a fully integrated frequency locked loop designed for MAC applications, tested in combination with a buffered $^{87}Rb$ cell system based on coherent population trapping (CPT) interrogation.
Starting Page	48
Ending Page	50
File Size	1747179
Page Count	3
File Format	PDF
ISBN	9781612843032
ISSN	01936530
e-ISBN	9781612843025
DOI	10.1109/ISSCC.2011.5746214
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-02-20
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Frequency modulation Atomic clocks Phase noise Frequency locked loops
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Overhead minimization techniques for digital phase-locked loop frequency synthesizer

Driving an eXtra Small Atomic Resonator with low-power integrated RF frequency and laser locked loops

Design techniques for ultra low-power phase-locked loops

21.2 A 2.3GHz fractional-N dividerless phase-locked loop with −112dBc/Hz in-band phase noise

Low-spur technique for Integer-N phase-locked loop

High-spectral purity RF beat note generated by a two-frequency solid-state laser in a dual thermooptic and electrooptic phase-locked loop

A low-jitter and low-power clock generator

A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB

3D clock distribution using vertically/horizontally-coupled resonators

A low-power fully integrated RF locked loop for Miniature Atomic Clock

Similar Documents

Overhead minimization techniques for digital phase-locked loop frequency synthesizer

Driving an eXtra Small Atomic Resonator with low-power integrated RF frequency and laser locked loops

Design techniques for ultra low-power phase-locked loops

21.2 A 2.3GHz fractional-N dividerless phase-locked loop with −112dBc/Hz in-band phase noise

Low-spur technique for Integer-N phase-locked loop

High-spectral purity RF beat note generated by a two-frequency solid-state laser in a dual thermooptic and electrooptic phase-locked loop

A low-jitter and low-power clock generator

A WiMedia/MBOA-Compliant CMOS RF Transceiver for UWB

3D clock distribution using vertically/horizontally-coupled resonators

A low-power fully integrated RF locked loop for Miniature Atomic Clock