NDLI: Design of combination logic circuits based on variant-length cellular automata

Content Provider	IEEE Xplore Digital Library
Author	Xia Xuewen Li Zhiming Gui Ling
Copyright Year	2011
Description	Author affiliation: Library of Xiaogan College, Hubei, China, 432000 (Gui Ling) \|\| Dept. of Computer and Information Science, Xiaogan College, Hubei, China, 432000 (Xia Xuewen; Li Zhiming)
Abstract	During the past decade, using genetic algorithm (GA) to design circuit, which called as evolvable hardware (EHW) technology, had attracted many experts' attention. In this paper, EHW based on variant-length cellular automata (CA) to designed combination logic circuit is described. The state of cell in CA is no longer as ‘0’ or ‘1’ but a bits string that indicates an embryonic circuit. The length of cell's encodes is dynamically grow while a correct circuit is not been found. Each cell in CA can exchange information with their neighbor in parallel. The experiments have indicated that parallel evolutionary strategy combining with dynamic developed encoding method can automatically design and optimize the object circuit efficiently.
Starting Page	2081
Ending Page	2084
File Size	190814
Page Count	4
File Format	PDF
ISBN	9781612847719
e-ISBN	9781612847740
DOI	10.1109/ICMT.2011.6002366
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-26
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Genetic algorithm Automata Evolutionary computation Logic gates Hardware Arrays Finite element methods Evolvable hardware Variant-length cellular automatat Genetic algorithms
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Genetic Algorithm for Evolvable Hardware

Research on evolution hardware design based on memetic algorithm

Evolutionary algorithm based combinational circuit design

A combinatorial digital circuit with evolutionary algorithm for evolvable hardware software codesign

Design of sequential logic circuits based on Evolvable Hardware

Intrinsic evolution of digital circuits based on a reconfigurable hyper-structure

A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA

Variable Topology Cartesian Genetic Programming for Combinational Circuit

Fitness Evaluation Expansion to Enhance GA'S Performance in Evolvable Hardware

Design of combination logic circuits based on variant-length cellular automata

Similar Documents

A Novel Genetic Algorithm for Evolvable Hardware

Research on evolution hardware design based on memetic algorithm

Evolutionary algorithm based combinational circuit design

A combinatorial digital circuit with evolutionary algorithm for evolvable hardware software codesign

Design of sequential logic circuits based on Evolvable Hardware

Intrinsic evolution of digital circuits based on a reconfigurable hyper-structure

A Flexible Bit-Stream Level Evolvable Hardware Platform Based on FPGA

Variable Topology Cartesian Genetic Programming for Combinational Circuit

Fitness Evaluation Expansion to Enhance GA'S Performance in Evolvable Hardware

Design of combination logic circuits based on variant-length cellular automata