NDLI: Reversible logic synthesis based on a modified tabulation method

Content Provider	IEEE Xplore Digital Library
Author	Chin-Yung Lu Shiou-An Wang
Copyright Year	2011
Description	Author affiliation: Dept. of Computer Science and Information Engineering, Delin Institute of Technology, New Taipei City, Taiwan (Shiou-An Wang) \|\| Dept. of Electronic Engineering, Delin Institute of Technology, New Taipei City, Taiwan (Chin-Yung Lu)
Abstract	An important property of reversible circuits is that they can reduce the energy consumption which is now a big problem for the advanced circuit design. If a circuit is reversible, it can reduce the energy consumption caused by information loss. The tabulation method is more efficient than other simplification methods for combination logic circuits. But the classical tabulation method is not directly applicable to reversible circuits because the basic logic gates, except the NOT gate, are not reversible gates. In this paper, we propose a method to solve the problem so that the tabulation method can be applied to the reversible circuit synthesis. Our algorithm provides a systematic method to simplify the reversible circuit. This can produce the resulting expression in exclusive-sum form and transform it into a final reversible circuit with lower quantum cost. Moreover, we can realize permutations to be reversible circuits with lower quantum cost and without unnecessary garbage bits. We can also convert irreversible circuits by adding qubits to make the circuits reversible. The experimental results show that the average saving in quantum cost is 15.82% compared with previous approaches.
Starting Page	2541
Ending Page	2544
File Size	226314
Page Count	4
File Format	PDF
ISBN	9781612847719
e-ISBN	9781612847740
DOI	10.1109/ICMT.2011.6002229
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-26
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Algorithm design and analysis Energy consumption Quantum computing Circuit optimization Logic synthesis Transforms Tabulation method Logic gates Benchmark testing Circuit synthesis Reversible circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Behavioral description of quantum V and $V^{+}$ gates to design quantum logic circuits

A Cycle Based Reversible Logic Synthesis Approach

Automatic synthesis of reversible logic circuit based on genetic algorithm

An Algorithm for Synthesis of Optimal 3-qubit Reversible Circuits Based on Bit Operation

Optimal Reversible Logic Circuit Synthesis Based on a Hybrid DFS-BFS Technique

A Novel Algorithm for Reversible Circuit Optimization

A novel optimization method for reversible logic circuit minimization

A novel approach for on-line testable reversible logic circuit design

On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and Improvement

Reversible logic synthesis based on a modified tabulation method

Similar Documents

Behavioral description of quantum V and $V^{+}$ gates to design quantum logic circuits

A Cycle Based Reversible Logic Synthesis Approach

Automatic synthesis of reversible logic circuit based on genetic algorithm

An Algorithm for Synthesis of Optimal 3-qubit Reversible Circuits Based on Bit Operation

Optimal Reversible Logic Circuit Synthesis Based on a Hybrid DFS-BFS Technique

A Novel Algorithm for Reversible Circuit Optimization

A novel optimization method for reversible logic circuit minimization

A novel approach for on-line testable reversible logic circuit design

On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and Improvement

Reversible logic synthesis based on a modified tabulation method