NDLI: Common path pessimism removal: An industry perspective: Special Session: Common Path Pessimism Removal

Content Provider	IEEE Xplore Digital Library
Author	Garg, V.
Copyright Year	2014
Description	Author affiliation: Cadence Design Syst., Inc., San Jose, CA, USA (Garg, V.)
Abstract	Process parameters, e.g., transistor width, may greatly vary not only across multiple manufacturing lots, but also within the same die from the same manufacturing lot. In addition to process variations different parts of a chip may see different voltages and temperatures. These process-voltage-temperature (PVT) variations are termed as On-Chip Variations (OCV) and can unsystematically affect wire and cell delays. This variability is accounted for by adding OCV de-ratings to path delays during static timing analysis (STA), where the original timing values are split into early (lowerbound) and late (upperbound) quantities. Chip timing is then done against these new delays to ensure safe chip operation. Any unknown or hard-to-model variation effect can also be margined for in these OCV de-ratings. However, this additional pessimism can significantly increase the difficulty to achieve timing closure, thereby elongating the design cycle and time to market. In particular, excess pessimism along clock network creates the most design-cycle churn, as pessimistic clock delays impact nearly all data paths. This session discusses the overview and challenges of common path pessimism removal (CPPR), the method of safely removing excess pessimism from clock paths, from an industry perspective.
Starting Page	592
Ending Page	595
File Size	757145
Page Count	4
File Format	PDF
ISBN	9781479962785
DOI	10.1109/ICCAD.2014.7001412
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Delays Registers Optimization Complexity theory Industries CPPR static timing analysis pessimism removal
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in