NDLI: Modeling and analysis of nonstationary low-frequency noise in circuit simulators: Enabling non Monte Carlo techniques

Content Provider	IEEE Xplore Digital Library
Author	Mahmutoglu, A.G. Demir, A.
Copyright Year	2014
Description	Author affiliation: Koc Univ., Istanbul, Turkey (Mahmutoglu, A.G.; Demir, A.)
Abstract	Modeling and analysis of low frequency noise in circuit simulators with time-varying bias conditions is a long-standing open problem. In this paper, we offer a definite solution for this problem and present a model for low-frequency noise that captures the internal, stochastic dynamics of the individual noise sources via dedicated internal pseudo nodes that are coupled with the rest of the circuit. Our method correctly incorporates the inherent nonstationarity of low-frequency noise into the device model and the circuit simulator. It is based on a probabilistic description of oxide traps in nano-scale devices that individually cause the so-called random telegraph signal (RTS) noise, and, en masse, are believed to be the culprits of other low-frequency noise phenomena, such as 1/f and burst noise. Our model captures the dependence of noise characteristics on the state variables of the circuit. Its simple yet precise mathematical formulation allows the utilization of well-established, non Monte Carlo techniques for nonstationary noise analysis. In one embodiment that we present in this paper, the proposed noise model is used to perform frequency-domain, non Monte Carlo, semi-analytical noise evaluation for circuits under periodic large-signal excitations. For this case, we verify that the computed noise spectral densities match the ones obtained via spectral estimation from timedomain Monte Carlo noise simulation data.
Starting Page	309
Ending Page	315
File Size	1052881
Page Count	7
File Format	PDF
ISBN	9781479962785
DOI	10.1109/ICCAD.2014.7001368
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-11-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Mathematical model Integrated circuit modeling Equations Monte Carlo methods Stochastic processes Computational modeling noise analysis low frequency noise RTS noise nonstationary noise
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in