NDLI: Investigation of a low cost solder bumping technique for flip-chip interconnection

Content Provider	IEEE Xplore Digital Library
Author	Hutt, D.A. Rhodes, D.G. Conway, P.P. Mannan, S.H. Whalley, D.C. Holmes, A.S.
Copyright Year	1999
Description	Author affiliation: Dept. of Manuf. Eng., Loughborough Univ., UK (Hutt, D.A.)
Abstract	As the demand for flip-chip products increases, the need for high volume, low cost manufacturing processes also increases. All technology roadmaps point towards higher performance products based on finer pitch, high I/O count components. These requirements will push existing low cost solder bumping technologies to their practical limits and future products may have to use higher cost, lower throughput production strategies to achieve the requisite feature sizes. Currently, solder paste printing is the solder deposition method of choice for device pitches down to 150-200 /spl mu/m; however, limitations in print quality and solder paste volume mean that this technology is not likely to move significantly below this pitch. The attractiveness of solder paste printing as a deposition technique due to its low cost and established infrastructure mean that methods for extending its application beyond 150 /spl mu/m pitch would be desirable. This paper describes experiments conducted on carriers made from silicon for bumping of die using solder paste. An anisotropic etching process was used to generate pockets in the silicon surface into which solder paste was printed. Die were then placed against the carrier and reflowed to transfer the solder directly to the bond pads. An assessment was carried out of the potential application and limitations of this technique for device pitches at 225 and 127 /spl mu/m. This was based on experimental observations and model calculations of the efficiency with which the Si carrier apertures could be filled with solder paste.
Starting Page	334
Ending Page	342
File Size	1591962
Page Count	9
File Format	PDF
ISBN	0780355024
ISSN	10898190
DOI	10.1109/IEMT.1999.804842
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-10-19
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs Printing Silicon Manufacturing processes Throughput Production Anisotropic magnetoresistance Etching Bonding Apertures
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low cost flip chip bumping technologies

Fine pitch low-cost bumping for flip chip technology

Fast flip chip assembly for reel-to-reel manufacturing

Cost analysis: solder bumped flip chip versus wire bonding

Latest developments in bumping technologies for flip chip and WLCSP packaging

Advancements in bumping technologies for flip chip and WLCSP packaging

Bumping wafers via ultrasonically enhanced stencil printing

Investigation of a solder bumping technique for flip‐chip interconnection

Characterisation of lead-free solder pastes for low cost flip-chip bumping

Investigation of a low cost solder bumping technique for flip-chip interconnection

Similar Documents

Low cost flip chip bumping technologies

Fine pitch low-cost bumping for flip chip technology

Fast flip chip assembly for reel-to-reel manufacturing

Cost analysis: solder bumped flip chip versus wire bonding

Latest developments in bumping technologies for flip chip and WLCSP packaging

Advancements in bumping technologies for flip chip and WLCSP packaging

Bumping wafers via ultrasonically enhanced stencil printing

Investigation of a solder bumping technique for flip‐chip interconnection

Characterisation of lead-free solder pastes for low cost flip-chip bumping

Investigation of a low cost solder bumping technique for flip-chip interconnection