NDLI: Process control of high density solder bumps by electroplating technology

Content Provider	IEEE Xplore Digital Library
Author	Szu-Wei Lu Zhao-Hui Wu Yuh-Jiau Huang Ruoh-Huey Uang Wei-Chung Lo Hsu-Tien Hu Yu-Fang Chen Ling-Chen Kung Hsin-Chien Huang
Copyright Year	1999
Description	Author affiliation: Packaging Process Dept., Ind. Technol. Res. Inst., Hsinchu, Taiwan (Szu-Wei Lu)
Abstract	In this paper, we describe the process control of high-density solder bumps by electroplating with high uniformity and repeatability. The die size is 10/spl times/10 mm and it has 1,520 total I/Os. The electroplated bump is composed of eutectic Sn/Pb with a pitch of 250 /spl mu/m and height of 100 /spl mu/m. Ti/Cu is used as the UBM (under bump metallurgy) which is deposited by sole sputtering. The nonuniformity of the bump heights is found to be less than 5% in a 6" wafer. The PR (photoresist) opening is 101/spl plusmn/1 /spl mu/m within wafers and 101/spl plusmn/2 /spl mu/m wafer-to-wafer. The deviation of the PR thickness is within /spl plusmn/2 /spl mu/m for a typical thickness of 45. The alignment accuracy is better than 1.5 /spl mu/m. The shear force of the UBM as sputtered is comparable to that incorporated with electroplated Cu reported in the literature. The reliability is investigated for different Cu thicknesses. The reliability test of high temperature storage at 150/spl deg/C shows that shear force remains constant for more than 650 hours and drops to one half of the original value after 2,000 hours for a 4 /spl mu/m sputtering Cu UBM. It is also found that the shear force does not decay after ten reflow cycles.
Starting Page	325
Ending Page	327
File Size	386001
Page Count	3
File Format	PDF
ISBN	0780355024
ISSN	10898190
DOI	10.1109/IEMT.1999.804840
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-10-19
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Process control Sputtering Electronics packaging Etching Industrial electronics Electronics industry Flip chip Biographies Wafer scale integration Chip scale packaging
Content Type	Text
Resource Type	Article
Subject	Industrial and Manufacturing Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

The effect of via size on fine pitch and high density solder bumps for wafer level packaging

Eutectic solder bump process for ULSI flip chip technology

A low cost wafer level packaging process

Combination of Fine Pitch and High Uniformity of Lead-Free Plating-Based Flip Chip Solder Bumps

Effect of Dispersed SiC Nano-particles in Eutectic Sn58Bi Solder Micro-Bumps of Wafer Level Package by Electroplating

Solder bumping methods for flip chip packaging

Solder wetting in a wafer-level flip chip assembly

Overview and Emerging Challenges in Wafer Thinning Process for Handheld Applications

Advances in wafer level and chip scale packaging

Process control of high density solder bumps by electroplating technology

Similar Documents

The effect of via size on fine pitch and high density solder bumps for wafer level packaging

Eutectic solder bump process for ULSI flip chip technology

A low cost wafer level packaging process

Combination of Fine Pitch and High Uniformity of Lead-Free Plating-Based Flip Chip Solder Bumps

Effect of Dispersed SiC Nano-particles in Eutectic Sn58Bi Solder Micro-Bumps of Wafer Level Package by Electroplating

Solder bumping methods for flip chip packaging

Solder wetting in a wafer-level flip chip assembly

Overview and Emerging Challenges in Wafer Thinning Process for Handheld Applications

Advances in wafer level and chip scale packaging

Process control of high density solder bumps by electroplating technology