NDLI: FIGHT-metric: Functional identification of gate-level hardware trustworthiness

Content Provider	IEEE Xplore Digital Library
Author	Sullivan, D. Biggers, J. Guidong Zhu Shaojie Zhang Yier Jin
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. Eng. & Comput. Sci., Univ. of Central Florida, Orlando, FL, USA (Sullivan, D.; Biggers, J.; Shaojie Zhang; Yier Jin) \|\| Guangzhou Haige Commun. Group Co. Ltd., Guangzhou, China (Guidong Zhu)
Abstract	To address the concern that a complete detection scheme for effective hardware Trojan identification is lacking, we have designed an RTL security metric in order to evaluate the quality of IP cores (with the same or similar functionality) and counter Trojan attacks at the pre-fabrication stages of the IP design flow. The proposed security metric is constructed on top of two criteria, from which a quantitative security value can be assigned to the target circuit: 1) Distribution of controllability; 2) Existence of rare events. The proposed metric, called FIGHT, is an automated tool whereby malicious modifications to ICs and/or the vulnerability of the IP core can be identified, by monitoring both internal node controllability and the corresponding control value distribution plotted as a histogram. Experimentation on an RS232 module was performed to demonstrate our dual security criteria and proved security degradation to the IP module upon hardware Trojan insertion.
Starting Page	1
Ending Page	4
File Size	1787067
Page Count	4
File Format	PDF
ISBN	9781479930173
DOI	10.1145/2593069.2596681
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Trojan horses IP networks Controllability Hardware Measurement Logic gates Trustworthy Hardware Security Metric
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness

Pre-silicon security verification and validation: A formal perspective

EDA tools trust evaluation through security property proofs

Malicious combinational Hardware Trojan detection by Gate Level Characterization in 90nm technology

Assessment of NAND based ring oscillator for hardware Trojan detection

Designing and implementing hardware Trojans in ARM9 IP

On using control signals for word-level identification in a gate-level netlist

A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans

Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges

FIGHT-metric: Functional identification of gate-level hardware trustworthiness

Similar Documents

FIGHT-Metric: Functional Identification of Gate-Level Hardware Trustworthiness

Pre-silicon security verification and validation: A formal perspective

EDA tools trust evaluation through security property proofs

Malicious combinational Hardware Trojan detection by Gate Level Characterization in 90nm technology

Assessment of NAND based ring oscillator for hardware Trojan detection

Designing and implementing hardware Trojans in ARM9 IP

On using control signals for word-level identification in a gate-level netlist

A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans

Trustworthy Hardware: Trojan Detection and Design-for-Trust Challenges

FIGHT-metric: Functional identification of gate-level hardware trustworthiness