NDLI: Steep slope devices: Enabling new architectural paradigms

Content Provider	IEEE Xplore Digital Library
Author	Swaminathan, K. Huichu Liu Xueqing Li Moon Seok Kim Sampson, J. Narayanan, V.
Copyright Year	2014
Abstract	The existence of domains where traditional CMOS processors are inefficient has been well-documented in the current literature. In particular, the inefficiency of general purpose CMOS designs operating at very low supply voltages is well-known, and steep sub-threshold slope technologies, such as Tunneling Field Effect Transistors (TFETs), have been demonstrated as a viable alternative for the low-voltage operation domain. However, restricting the design space of steep slope technology-based processors to near-threshold or sub-threshold general purpose processors does the technology a disservice. Steep slope (SS) architectures can simultaneously expand the frontiers of viable computers at both ends of the energy scale: On the one hand, SS architectures enable ultra-low power sensor nodes and wearable technology, while on the other, they are applicable to high powered servers and high performance computing engines. We demonstrate the benefits of adapting this technology in such non-conventional domains, while attempting to address the major challenges encountered. We explore the effect of noise and variations at various levels of abstraction, ranging from the device to the architecture, and examine various techniques to overcome them.
Starting Page	1
Ending Page	6
File Size	454377
Page Count	6
File Format	PDF
ISBN	9781479930173
DOI	10.1109/DAC.2014.6881441
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-01
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Program processors Noise CMOS integrated circuits Delays FinFETs Multicore processing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Modeling steep slope devices: From circuits to architectures

Steep Slope Devices: Enabling New Architectural Paradigms

Rf-powered systems using steep-slope devices

Steep-Slope Devices: From Dark to Dim Silicon

A scaled CMOS platform for photonics

Tunnel FET-based ultra-low power, low-noise amplifier design for bio-signal acquisition

TEI-Turbo: temperature effect inversion-aware turbo boost for finfet-based multi-core systems

Enabling Power-Efficient Designs with III-V Tunnel FETs

Steep-subthreshold-slope devices on SOI

Steep slope devices: Enabling new architectural paradigms

Similar Documents

Modeling steep slope devices: From circuits to architectures

Steep Slope Devices: Enabling New Architectural Paradigms

Rf-powered systems using steep-slope devices

Steep-Slope Devices: From Dark to Dim Silicon

A scaled CMOS platform for photonics

Tunnel FET-based ultra-low power, low-noise amplifier design for bio-signal acquisition

TEI-Turbo: temperature effect inversion-aware turbo boost for finfet-based multi-core systems

Enabling Power-Efficient Designs with III-V Tunnel FETs

Steep-subthreshold-slope devices on SOI

Steep slope devices: Enabling new architectural paradigms