NDLI: A high-speed PRBS generator using flip-flops employing feedback for distributed equalization

Content Provider	IEEE Xplore Digital Library
Author	Sakare, M. Gupta, S.
Copyright Year	2014
Description	Author affiliation: Dept. of Electr. Eng., Indian Inst. of Technol. (IIT) - Bombay, Mumbai, India (Sakare, M.; Gupta, S.)
Abstract	This paper presents an inductorless full rate pseudo-random binary sequence generator (PRBSG). Data rate of the PRBSG can be enhanced by 23% using internal pre-emphasis. The technique uses D flip-flops (DFFs) as 1-tap decision feedback equalizers (DFE) to equalize the outputs of the previous DFFs. This makes every DFF a DFE circuit, which is also used as a delay element for the PRBSG. The proposed technique increases the data-rate of the PRBSG significantly with minor increase in area and power. A design methodology to find the feedback factor of pre-emphasis technique using least square estimation is also presented. Post layout simulation in standard 90 nm CMOS technology of the $2^{7}-1$ PRBSG confirms operation of the circuit at a data-rate of 13 Gb/s with peak to peak jitter of 8 ps, while consuming 222 mW off a 1 V supply, without using inductors.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	746
Ending Page	749
File Size	683067
Page Count	4
File Format	PDF
e-ISBN	9781479934324
DOI	10.1109/ISCAS.2014.6865243
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-06-01
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Generators Decision feedback equalizers CMOS integrated circuits Layout CMOS technology Latches Least squares approximations High-speed integrated circuits Signal generators current mode logic decision feedback equalizer inductorless
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of a 6.25Gb/s adaptive decision feedback equalizer in 0.18µm CMOS technology

A 25Gb/s adaptive decision feedback equalizer for 100G Ethernet in 65NM CMOS technology

4 × 24 Gb/s $2^{7}$ — 1 PRBS generator using 1.8 V MOS-HBT quasi-CML logic

Adaptive Equalizer Training for High-Speed Low-Power Communication Systems

A 6.25-Gbps 4-tap low-power decision feedback equalizer in 0.13µm CMOS technology

A 6.25Gbps Adaptive Decision Feedback Equalizer for Serial Data Link in 0.18µm CMOS Technology

An adaptive 4-PAM decision-feedback equalizer for chip-to-chip signaling

A static technique for high-speed CMOS state machine design

CMOS Latch Using Quad for High-Speed Comparators

A high-speed PRBS generator using flip-flops employing feedback for distributed equalization

Similar Documents

Design of a 6.25Gb/s adaptive decision feedback equalizer in 0.18µm CMOS technology

A 25Gb/s adaptive decision feedback equalizer for 100G Ethernet in 65NM CMOS technology

4 × 24 Gb/s $2^{7}$ — 1 PRBS generator using 1.8 V MOS-HBT quasi-CML logic

Adaptive Equalizer Training for High-Speed Low-Power Communication Systems

A 6.25-Gbps 4-tap low-power decision feedback equalizer in 0.13µm CMOS technology

A 6.25Gbps Adaptive Decision Feedback Equalizer for Serial Data Link in 0.18µm CMOS Technology

An adaptive 4-PAM decision-feedback equalizer for chip-to-chip signaling

A static technique for high-speed CMOS state machine design

CMOS Latch Using Quad for High-Speed Comparators

A high-speed PRBS generator using flip-flops employing feedback for distributed equalization