NDLI: A Simplified Structure for FIR Filters with an Adjustable Fractional Delay

Content Provider	IEEE Xplore Digital Library
Author	Juha Yli-Kaakinen Saramaki, T.
Copyright Year	2007
Description	Author affiliation: Inst. of Signal Process., Tampere Univ. of Technol. (Juha Yli-Kaakinen; Saramaki, T.)
Abstract	This paper introduces an efficient filter structure for implementing finite-impulse response (FIR) filters with an adjustable fractional delay. In this structure the first two subfilters are the same as in the modified Farrow structure, whereas the remaining ones are generated by properly combining these two subfilters with some additional very short filters, pure delay terms, adders, and multipliers. For significantly reducing the number of multipliers, the three-step synthesis scheme proposed by Yli-Kaakinen and Saramaki in the case of the modified Farrow structure is followed. First, the number of subfilters and their orders are determined such that the given criteria are sufficiently exceeded. Second, an initial filter is determined using a simple design scheme. This filter serves as a start-up solution for further optimization being performed using a constrained nonlinear optimization algorithm. Third, those coefficient values of the subfilters having a negligible effect on the overall system performance are fixed to be zero-valued. Both the performance and complexity of the proposed adjustable digital filters are compared with those of some existing adjustable FIR filters proposed in the literature. This comparison shows that, in the case of stringent amplitude and phase delay specifications, the number of multipliers for the proposed filters is less than 80 percent when compared with the corresponding optimized modified Farrow structure.
Starting Page	3439
Ending Page	3442
File Size	479879
Page Count	4
File Format	PDF
ISBN	1424409209
DOI	10.1109/ISCAS.2007.378366
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Finite impulse response filter IIR filters Constraint optimization Digital filters Signal sampling Phased arrays Signal processing Added delay Signal processing algorithms System performance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An algorithm for the optimization of adjustable fractional-delay all-pass filters

Optimization and efficient implementation of fractional delay FIR filters

Optimization and efficient implementation of FIR filters with adjustable fractional delay

Design and implementation of multiplierless adjustable fractional-delay all-pass filters

On the design of adjustable fractional delay FIR filters using digital differentiators

Generalized symbol synchronization using variable IIR and FIR fractional-delay filters with arbitrary oversampling ratios

Multiplier-free polynomial-based FIR filters with an adjustable fractional delay

Iterative symbol synchronization using variable IIR and FIR fractional-delay filters with arbitrary oversampling ratios

State-space realizations of fractional-step delay digital filters with applications to array beamforming

A Simplified Structure for FIR Filters with an Adjustable Fractional Delay

Similar Documents

An algorithm for the optimization of adjustable fractional-delay all-pass filters

Optimization and efficient implementation of fractional delay FIR filters

Optimization and efficient implementation of FIR filters with adjustable fractional delay

Design and implementation of multiplierless adjustable fractional-delay all-pass filters

On the design of adjustable fractional delay FIR filters using digital differentiators

Generalized symbol synchronization using variable IIR and FIR fractional-delay filters with arbitrary oversampling ratios

Multiplier-free polynomial-based FIR filters with an adjustable fractional delay

Iterative symbol synchronization using variable IIR and FIR fractional-delay filters with arbitrary oversampling ratios

State-space realizations of fractional-step delay digital filters with applications to array beamforming

A Simplified Structure for FIR Filters with an Adjustable Fractional Delay