NDLI: CMOS High Power SPDT Switch using Multigate Structure

Content Provider	IEEE Xplore Digital Library
Author	Minsik Ahn Chang-Ho Lee Laskar, J.
Copyright Year	2007
Description	Author affiliation: Georgia Electron. Design Center, Georgia Inst. of Technol., Atlanta, GA (Minsik Ahn)
Abstract	A novel CMOS high power RF switch using the multi-gate structure in a 0.18-mum triple-well CMOS process is designed, implemented, and characterized. The receive switch incorporates the multi-gate structure in order to provide high power handling capability to the transmit switch side. In addition, the RF switch with the multi-gate structure reduces insertion loss more than the one with the stacked transistor by reducing parasitic capacitance to the substrate. For performance comparison purposes, a triple-gate, and dual-gate NMOS switch were fabricated and characterized. Experimental data show that the SPDT switch exhibits 26 dBm of P1dB with the triple gate structure, and 24 dBm of P1dB with the dual gate structure at 900 MHz and 1.9 GHz. The multi-gate switch demonstrates 0.2 dB lower insertion loss than the multi-stacked switch. The switch die is also minimized by employing the compact multi-gate layout structure. Compared to the multi-stacked structure using an RF NMOS device in standard CMOS process, the die size of the triple gate and the dual gate is reduced by 50 % in both cases.
Starting Page	3283
Ending Page	3286
File Size	366491
Page Count	4
File Format	PDF
ISBN	1424409209
DOI	10.1109/ISCAS.2007.378212
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches CMOS technology Radio frequency Communication switching CMOS process Gallium arsenide Insertion loss Digital circuits MOS devices Wireless communication high power handling capability multi-gate structure CMOS switch insertion loss P1dB
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in