NDLI: Power Grid Analysis of Dynamic Power Cutoff Technology

Content Provider	IEEE Xplore Digital Library
Author	Baozhen Yu Bushnell, M.L.
Copyright Year	2007
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Rutgers Univ., Piscataway, NJ (Baozhen Yu; Bushnell, M.L.)
Abstract	Dynamic power cutoff technique (DPCT) (Baozhen Yu and Bushnell, 2006) is a novel active leakage power reduction technique. It works by partitioning the circuit into different groups based on the minimal switching window of each gate and turning on the power of each group only during a small timing window within each clock cycle, which results in significant active leakage power savings. But this high frequency on-off operation on the power connections may cause power grid integrity issues. In this paper, the authors analyze DPCT's effect on the power grid. Experimental results on ISCAS '85 circuits using 70 nm Berkeley predictive models (Cao et al., 2000) show that DPCT reduces the maximal voltage drop on the power grid by up to 49%. However, it also introduces some high frequency harmonic noise. Extra decoupling capacitors can be added to reduce this high frequency noise to the required level.
Starting Page	1393
Ending Page	1396
File Size	571660
Page Count	4
File Format	PDF
ISBN	1424409209
DOI	10.1109/ISCAS.2007.378488
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power grids Power system dynamics Frequency Circuit noise Switching circuits Turning Timing Clocks Predictive models Voltage
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Dynamic Power Cutoff Technique (DPCT) for Active Leakage Reduction in Deep Submicron CMOS Circuits

On chip circuit model for accurate mid-frequency simultaneous switching noise prediction

Timing-aware power noise reduction in layout

Impact of power-supply noise on timing in high-frequency microprocessors

Approximate Frequency Response Models for RLC Power Grids

Improved clock buffer with high PSRR for SC circuit applications

Behavioral models of pre-compensation driver and dynamic termination receiver for packaging system timing and coupled noise simulations

Transient energy scheme in the commutating process of power electronic system

Power-Supply Noise Attributed Timing Jitter in Nonoverlapping Clock Generation Circuits

Power Grid Analysis of Dynamic Power Cutoff Technology

Similar Documents

A Novel Dynamic Power Cutoff Technique (DPCT) for Active Leakage Reduction in Deep Submicron CMOS Circuits

On chip circuit model for accurate mid-frequency simultaneous switching noise prediction

Timing-aware power noise reduction in layout

Impact of power-supply noise on timing in high-frequency microprocessors

Approximate Frequency Response Models for RLC Power Grids

Improved clock buffer with high PSRR for SC circuit applications

Behavioral models of pre-compensation driver and dynamic termination receiver for packaging system timing and coupled noise simulations

Transient energy scheme in the commutating process of power electronic system

Power-Supply Noise Attributed Timing Jitter in Nonoverlapping Clock Generation Circuits

Power Grid Analysis of Dynamic Power Cutoff Technology