NDLI: Incremental Power Impedance Optimization Using Vector Fitting Modeling

Content Provider	IEEE Xplore Digital Library
Author	Wanping Zhang Chung-Kuan Cheng
Copyright Year	2007
Description	Author affiliation: Dept. of Comput. Sci. & Eng., California Univ., San Diego, CA (Wanping Zhang; Chung-Kuan Cheng)
Abstract	One effective way to reduce power ground network noise is to add decoupling capacitors, but this method changes the impedance and natural frequency. Traditional simulation requires re-simulating the whole circuit, which is time-consuming. This paper presents a fast impedance curve and natural frequency computation algorithm, based on vector fitting modeling with incremental value of decap. The new method fits several sampling data in an impedance curve with a rational function. Therefore, the impedance at other frequencies would be easily interpolated. Moreover, vector fitting computes poles accurately and thus finds natural frequencies. Experiments show that the results of this method are accurate and the algorithm complexity is much lower than with traditional method.
Starting Page	2439
Ending Page	2442
File Size	252839
Page Count	4
File Format	PDF
ISBN	1424409209
DOI	10.1109/ISCAS.2007.378613
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-27
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Impedance Frequency Voltage Power supplies Capacitors Circuit noise Semiconductor device noise Noise reduction Clocks Resonance
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Equivalent rise time for resonance in power/ground noise estimation

Simultaneous Switching Noise Consideration for Power/Ground Network Optimization

A methodology for the placement and optimization of decoupling capacitors for gigahertz systems [CMOS VLSI]

Time and frequency domain analysis of integral decoupling capacitors

Interposers for power supply voltage noise reduction

Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems

Analysis of VCO jitter in chip-package co-design

A unified methodology for power supply noise reduction in modern microarchitecture design

Decoupling capacitor calculations for CMOS circuits

Incremental Power Impedance Optimization Using Vector Fitting Modeling

Similar Documents

Equivalent rise time for resonance in power/ground noise estimation

Simultaneous Switching Noise Consideration for Power/Ground Network Optimization

A methodology for the placement and optimization of decoupling capacitors for gigahertz systems [CMOS VLSI]

Time and frequency domain analysis of integral decoupling capacitors

Interposers for power supply voltage noise reduction

Modeling, simulation, and measurement of mid-frequency simultaneous switching noise in computer systems

Analysis of VCO jitter in chip-package co-design

A unified methodology for power supply noise reduction in modern microarchitecture design

Decoupling capacitor calculations for CMOS circuits

Incremental Power Impedance Optimization Using Vector Fitting Modeling