NDLI: Power system on a chip (PSoC)

Content Provider	IEEE Xplore Digital Library
Author	Nwankpa, C. Deese, A. Qingyan Liu St Leger, A. Yakaski, J.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Drexel Univ., Philadelphia, PA (Nwankpa, C.; Deese, A.; Qingyan Liu; St Leger, A.; Yakaski, J.)
Abstract	This paper addresses modeling issues behind the development of a hardware analog emulator of power system behavior referred to as a power system on a chip (PSoC). The paper reviews various problems and proposed solutions encountered from the design stage to PC-board hardware implementation to anticipated VLSI implementation. It has already been noted that using analog emulation for power system analysis allows for reduction in computation time, without significant loss in accuracy, compared to numerical methods. This is further validated in this paper through observations obtained from comparative runs between software and analog hardware environments
Sponsorship	The Inst. of Electr. and Electron. Eng., Inc. Circuits and Syst. Soc. (IEEE CASS)
Starting Page	4
Ending Page	742
File Size	3815725
Page Count	739
File Format	PDF
ISBN	0780393899
DOI	10.1109/ISCAS.2006.1692691
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-21
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power systems Analog computers Power system modeling Power system simulation Power system analysis computing Very large scale integration Digital simulation Hardware Algorithm design and analysis Concurrent computing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power system on a chip (PSoC): analog emulation for power system applications

A New Partitioning Scheme of Parallel VHDL Simulation

The MIT Vision Chip Project: analog VLSI systems for fast image acquisition and early vision processing

Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip

A mixed-signal, functional level simulation framework based on SystemC for system-on-a-chip applications

The Concept of Computing on Chip (CoC) for Electric Power System Application

Designing Systolic Algorithms Using Sequential Machines

New computational modeling for solving higher order ODE based on FPGA

System-on-chip (SoC) technology: the future of VLSI design

Power system on a chip (PSoC)

Similar Documents

Power system on a chip (PSoC): analog emulation for power system applications

A New Partitioning Scheme of Parallel VHDL Simulation

The MIT Vision Chip Project: analog VLSI systems for fast image acquisition and early vision processing

Fault-Tolerant Distributed Clock Generation in VLSI Systems-on-Chip

A mixed-signal, functional level simulation framework based on SystemC for system-on-a-chip applications

The Concept of Computing on Chip (CoC) for Electric Power System Application

Designing Systolic Algorithms Using Sequential Machines

New computational modeling for solving higher order ODE based on FPGA

System-on-chip (SoC) technology: the future of VLSI design

Power system on a chip (PSoC)