NDLI: A versatile computation module for adaptable multimedia processors

Content Provider	IEEE Xplore Digital Library
Author	Yunan Xiang Pettibon, R. Margala, M.
Copyright Year	2006
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Rochester Univ., NY (Yunan Xiang; Pettibon, R.; Margala, M.)
Abstract	This paper describes a low cost, low power, versatile computation module that can be used as a coarse-grain building block in multimedia processors. The module, which has a datapath and a controller integrated with its local data memory, performs various arithmetic operations on different data types, i.e., 8-bit integer, 16-bit integer, 32-bit integer and single precision floating point numbers. Running in parallel, the module provides high data throughput at low hardware cost. Multiple modules can be connected in a multimedia processor operated in mixed SIMD and MIMD modes, providing great flexibility for data parallel, computation intensive multimedia applications. Compared to recently proposed datapaths, the proposed module has more computational abilities, more flexibility and it is between 2times and 10times more energy efficient
Sponsorship	The Inst. of Electr. and Electron. Eng., Inc. Circuits and Syst. Soc. (IEEE CASS)
Starting Page	4
Ending Page	60
File Size	2600144
Page Count	57
File Format	PDF
ISBN	0780393899
DOI	10.1109/ISCAS.2006.1692521
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-21
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Arithmetic Costs Hardware Power engineering computing Throughput Concurrent computing Bandwidth Discrete cosine transforms Discrete wavelet transforms Random access memory
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A versatile computation module for adaptable multimedia processors.

Discrete cosine transform chip for real-time video applications

A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications

A cost-efficient and fully-pipelinable architecture for DCT/IDCT

VLSI parallel and distributed computation algorithms for discrete cosine transform processors

A new systolic array algorithm for inverse discrete cosine transform with high throughput rate

Pipeline architecture for DCT/IDCT

Fast algorithms for computing the discrete W transforms

Novel systolic array design for discrete cosine transform with high throughput rate

A versatile computation module for adaptable multimedia processors

Similar Documents

A versatile computation module for adaptable multimedia processors.

Discrete cosine transform chip for real-time video applications

A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications

A cost-efficient and fully-pipelinable architecture for DCT/IDCT

VLSI parallel and distributed computation algorithms for discrete cosine transform processors

A new systolic array algorithm for inverse discrete cosine transform with high throughput rate

Pipeline architecture for DCT/IDCT

Fast algorithms for computing the discrete W transforms

Novel systolic array design for discrete cosine transform with high throughput rate

A versatile computation module for adaptable multimedia processors