NDLI: Improving the stability of on-chip automatic tuning loops for continuous-time filters with an analog adaptive controller

Content Provider	IEEE Xplore Digital Library
Author	Martinez, H. Vidal, E. Alarcon, E. Poveda, A.
Copyright Year	2006
Description	Author affiliation: Dept. of Electron. Eng., Tech. Univ. of Catalonia, Barcelona (Martinez, H.; Vidal, E.; Alarcon, E.; Poveda, A.)
Abstract	Continuous-time filters (CTF) with automatic tuning loops are nonlinear feedback systems with potential instability. Therefore, the appropriate linear dynamic modeling of the tunable filter should be obtained to assure stability in case an improved design of the loop controllers is to be carried out. With this aim, starting from a general and systematic analysis in order to obtain an equivalent small-signal linearised incremental model, from which transfer functions between output variables and control voltages are derived, the subsequent design of compensated loops with enhanced stability and dynamic performance is proposed. In particular, this modeling allows proposing both a non-adaptive and adaptive controllers with improved stability, together with their implementation. As a demonstrative example of application, the modeling of a particular band-pass CMOS CTF is presented in this paper. Experimental results are shown for a CMOS 0.8-mum technology
Sponsorship	The Inst. of Electr. and Electron. Eng., Inc. Circuits and Syst. Soc. (IEEE CASS)
Starting Page	4
Ending Page	3825
File Size	5482961
Page Count	3822
File Format	PDF
ISBN	0780393899
DOI	10.1109/ISCAS.2006.1693461
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2006-05-21
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Stability Adaptive filters Programmable control Adaptive control Automatic control Semiconductor device modeling CMOS technology Feedback loop Nonlinear filters Performance analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic modelling of analog integrated filters for the stability study of on-chip automatic tuning loops

Modular Design of Adaptive Analog CMOS Fuzzy Controller Chips

An instability indicator for expert control

Dynamic modeling of tunable analog integrated filters for a stability study of on-chip automatic tuning loops

High frequency CMOS Gm-C bandpass filter with automatic on-chip tuning

An elliptic continuous-time CMOS filter with on-chip automatic tuning

A 200-MHz continuous-time CMOS delta-sigma modulator featuring nonlinear feedback control

A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning

Tuning to Stabilize Adaptive Internal Model Controller for Periodic Disturbance Cancellation

Improving the stability of on-chip automatic tuning loops for continuous-time filters with an analog adaptive controller

Similar Documents

Dynamic modelling of analog integrated filters for the stability study of on-chip automatic tuning loops

Modular Design of Adaptive Analog CMOS Fuzzy Controller Chips

An instability indicator for expert control

Dynamic modeling of tunable analog integrated filters for a stability study of on-chip automatic tuning loops

High frequency CMOS Gm-C bandpass filter with automatic on-chip tuning

An elliptic continuous-time CMOS filter with on-chip automatic tuning

A 200-MHz continuous-time CMOS delta-sigma modulator featuring nonlinear feedback control

A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning

Tuning to Stabilize Adaptive Internal Model Controller for Periodic Disturbance Cancellation

Improving the stability of on-chip automatic tuning loops for continuous-time filters with an analog adaptive controller