NDLI: Design and Demonstration of a 5-Bit Flash-Type SFQ A/D Converter Integrated With Error Correction and Interleaving Circuits

Content Provider	IEEE Xplore Digital Library
Author	Suzuki, H. Oikawa, M. Nishii, K. Ishihara, K. Fujiwara, K. Maruyama, M. Hidaka, M.
Copyright Year	2002
Abstract	We have designed a fully integrated 5-bit flash-type single-flux quantum (SFQ) analog-to-digital converter (ADC), in which an error correction and a bit-interleaving circuit are integrated with complementary quasi-one-junction SQUID (CQOS) comparators, and we verified its operation in experiments. Two types of look-back error correction circuits with different clock schemes were designed for the integrated ADCs to avoid the gray zone in comparators and to convert gray code to binary code. The interleaving circuit was also used in the ADC to add one extra bit. A binary 5-bit A/D converter was integrated into an IC chip. Then, input waveforms at low frequencies were successfully retrieved from the binary data of the A/D converter without any errors. We also confirmed that the A/D converter operated properly by conducting tests in our cryocooling system using a 4K-GM cryocooler after the chip was flip-chip bonded onto a multi-chip-module (MCM) carrier. We also used the beat frequency method to test and confirm that the CQOS comparator operated effectively at high frequency, i.e., 3 bits at 15 GHz in the binary code operation and 4 bits at 15 GHz in the gray code operation. Furthermore, operations at sampling frequencies of up to 32 and 50 GHz with a low-frequency analog input signal were experimentally confirmed for a 4-bit comparator circuit with a critical current density J_c of 2.5 kA/cm² and 10 kA/cm² , respectively.
Sponsorship	Council on Superconductivity Appl. Superconductivity Conference Inc MIT
Starting Page	671
Ending Page	676
Page Count	6
File Size	2270195
File Format	PDF
ISSN	10518223
Volume Number	21
Issue Number	3
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Resistors Error correction Clocks Synchronization Delay Frequency dependence Reflective binary codes superconductor ADC optical communication SFQ single-flux quantum circuit
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Error correction algorithm for folding/interpolation ADC

A 42 mW 2 GS/s 4-bit flash ADC in 0.18-μm CMOS

Investigation of a 5-bit Flash-Type SFQ A/D Converter Using 10 $hbox{kA/cm}^{2}$ Niobium Process and Locally Isolated Grounds

Error suppressing encode logic of FCDL in 6-bit flash A/D converter

Possible Application of Flash-Type SFQ A/D Converter to Optical Communication Systems and Their Measuring Instruments

Thermometer-to-binary encoder with bubble error correction (BEC) circuit for Flash Analog-to-Digital Converter (FADC)

A novel bubble tolerant thermometer-to-binary encoder for flash A/D converter

Harmonic distortion correction for 8-bit delay line ADC using gray code

A novel approach to thermometer-to-binary encoder of flash ADCs-bubble error correction circuit

Design and Demonstration of a 5-Bit Flash-Type SFQ A/D Converter Integrated With Error Correction and Interleaving Circuits

Similar Documents

Error correction algorithm for folding/interpolation ADC

A 42 mW 2 GS/s 4-bit flash ADC in 0.18-μm CMOS

Investigation of a 5-bit Flash-Type SFQ A/D Converter Using 10 $hbox{kA/cm}^{2}$ Niobium Process and Locally Isolated Grounds

Error suppressing encode logic of FCDL in 6-bit flash A/D converter

Possible Application of Flash-Type SFQ A/D Converter to Optical Communication Systems and Their Measuring Instruments

Thermometer-to-binary encoder with bubble error correction (BEC) circuit for Flash Analog-to-Digital Converter (FADC)

A novel bubble tolerant thermometer-to-binary encoder for flash A/D converter

Harmonic distortion correction for 8-bit delay line ADC using gray code

A novel approach to thermometer-to-binary encoder of flash ADCs-bubble error correction circuit

Design and Demonstration of a 5-Bit Flash-Type SFQ A/D Converter Integrated With Error Correction and Interleaving Circuits