NDLI: An FPGA-based vehicle speed measurement system using an uncalibrated camera

Content Provider	IEEE Xplore Digital Library
Author	Ji Ho Song Nguyen Tuong Thuy Seunghun Jin Dongkyun Kim Jae Wook Jeon
Copyright Year	2010
Description	Author affiliation: School of Information and Communication Engineering, Sungkyunkwan University, Suwon, Korea (Ji Ho Song; Nguyen Tuong Thuy; Seunghun Jin; Dongkyun Kim; Jae Wook Jeon)
Abstract	Measuring a vehicle's speed using a video image is an important technique in an intelligent transportation system. This paper presents a hardware implemented vehicle speed measurement (VSM) system. The operation of the system consists of three steps. First, we remove vehicles from a series of captured images to create a background. To do this, we introduce a simplified exclusion algorithm optimized to the hardware. Second, we subtract the background from the incoming image and concurrently apply affine rectification. Finally, based on the rectified image, we track the vehicles and measure the velocity. The system uses two SRAMs and one FIFO to store images. At each step, we present a memory management method of two SRAMs to store multiple images in one SRAM. This enables our system to obtain two images in a single full memory scan. Our system obtained ± 7.5% velocity error using an experiment comparing the vehicle's speedometer and the vision-based measured velocity.
Starting Page	1691
Ending Page	1696
File Size	842071
Page Count	6
File Format	PDF
ISBN	9781424474530
e-ISBN	9788993215021
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-10-27
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	IEEE International Conference on Control & Automation
Subject Keyword	image processing Image color analysis FPGA Random access memory Cameras Hardware hardware architecture Velocity measurement real-time system Pixel Vehicles Vehicle speed measurement
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Proposal a Vehicle Speed Measuring System Using Image Processing

A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras

An Area-Efficient Hardware Implementation for Real-Time Window-Based Image Filtering

Real-time classification based on color and texture attributes on an FPGA-based architecture

Embedded image grabber and processing system based on camera link

Single camera vehicles speed measurement

Hardware architecture design for vehicle detection using a stereo camera

An algorithm to estimate vehicle speed using uncalibrated cameras

Real-time visual static hand gesture recognition system and its FPGA-based hardware implementation

An FPGA-based vehicle speed measurement system using an uncalibrated camera

Similar Documents

Proposal a Vehicle Speed Measuring System Using Image Processing

A Digital Real Time Image Demosaicking Implementation for High Definition Video Cameras

An Area-Efficient Hardware Implementation for Real-Time Window-Based Image Filtering

Real-time classification based on color and texture attributes on an FPGA-based architecture

Embedded image grabber and processing system based on camera link

Single camera vehicles speed measurement

Hardware architecture design for vehicle detection using a stereo camera

An algorithm to estimate vehicle speed using uncalibrated cameras

Real-time visual static hand gesture recognition system and its FPGA-based hardware implementation

An FPGA-based vehicle speed measurement system using an uncalibrated camera