NDLI: Enhancing signal controllability in functional test-benches through automatic constraint extraction

Content Provider	IEEE Xplore Digital Library
Author	Guzey, O. Wang, Li.-C. Bhadra, J.
Copyright Year	2007
Description	Author affiliation: Dept. of ECE, California Univ., Santa Barbara, CA (Guzey, O.; Wang, Li.-C.)
Abstract	Functional test-bench development is a tedious and time-consuming process that requires tremendous engineering effort. Developing proper test-benches is crucial for both functional verification and post-silicon performance validation. Constrained random test generation is a popular approach to alleviate the burden of test-bench development. This paper presents an automatic constraint extraction tool that can be easily integrated with an existing commercial constrained random test generation framework. This tool extracts constraints by analyzing test-bench simulation data. These constraints, when added into a test-bench, can provide controllability of signals that are deeply embedded in a complex design. We develop simulation data mining algorithms for constraint extraction and demonstrate the effectiveness of our approach based on OpenSparc Tl microprocessor.
Starting Page	1
Ending Page	10
File Size	474619
Page Count	10
File Format	PDF
ISBN	9781424411276
ISSN	10893539
DOI	10.1109/TEST.2007.4437615
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-10-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Controllability Automatic testing Automatic test pattern generation Data mining Signal design Microprocessors Data analysis Analytical models Contracts Power engineering and energy
Content Type	Text
Resource Type	Article
Subject	Applied Mathematics Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Functional test-bench refinement through automatic constraint extraction

Coverage-directed test generation through automatic constraint extraction

Automatic Functional Test Generation - A Reality

Automatic assertion extraction via sequential data mining of simulation traces

Automatic Test Program Generation for Mixed Signal ICs via Design To Test Link

Efficient Constraint Extraction for Template-Based Processor Self-Test Generation

Automatic generation and validation of memory test models for high performance microprocessors

TEST/AGENT: CAD-INTEGRATED AUTOMATIC GENERATION OF TEST PROGRAMS

Identification of design errors through functional testing

Enhancing signal controllability in functional test-benches through automatic constraint extraction

Similar Documents

Functional test-bench refinement through automatic constraint extraction

Coverage-directed test generation through automatic constraint extraction

Automatic Functional Test Generation - A Reality

Automatic assertion extraction via sequential data mining of simulation traces

Automatic Test Program Generation for Mixed Signal ICs via Design To Test Link

Efficient Constraint Extraction for Template-Based Processor Self-Test Generation

Automatic generation and validation of memory test models for high performance microprocessors

TEST/AGENT: CAD-INTEGRATED AUTOMATIC GENERATION OF TEST PROGRAMS

Identification of design errors through functional testing

Enhancing signal controllability in functional test-benches through automatic constraint extraction