NDLI: A quad-band class-39 RF CMOS receiver for evolved EDGE

Content Provider	IEEE Xplore Digital Library
Author	Dellsperger, T. Tschopp, D. Rogin, J. Yangjian Chen Burger, T. Qiuting Huang
Copyright Year	2010
Description	Author affiliation: Advanced Circuit Pursuit, Zollikon, Switzerland (Dellsperger, T.; Tschopp, D.; Rogin, J.; Qiuting Huang) \|\| ETH Zürich, Switzerland (Yangjian Chen; Burger, T.)
Abstract	The cellular mobile terminal market continues to polarize between high-end smart phones and ultra-low-cost devices, with the former providing the only growth sector during the downturn recently. A key enabler for the popular smart phones, netbooks and other mobile broadband devices has been the high data rate provided by 3G standards, especially those capable of HSPA and beyond. A good user experience, however, still crucially depends on the fallback technology mode, which in most parts of the world consists of GSM/EDGE. While the basic EDGE provides a respectable substitute where coverage of 3G is absent, an enhanced EDGE is deemed desirable by the 3GPP community to lessen the data rate disparity between HSPA and legacy EDGE. Evolved EDGE (E-EDGE) is a recent (end of 2007) standard that aims to quintuple the peak data rate of EDGE to 1.2Mb/s, by phasing in a set of additional technical features that ultimately will include higher order modulation, downlink dual carrier (DLDC), mobile station receive diversity (MSRD), higher symbol rate (level B) and reduced latency [1]. This contribution describes an RF CMOS receiver that supports E-EDGE levels A and B, MSRD, as well as DLDC multi-slotting up to class 39.
Starting Page	56
Ending Page	57
File Size	4845697
Page Count	2
File Format	PDF
ISBN	9781424460335
ISSN	01936530
e-ISBN	9781424460366
DOI	10.1109/ISSCC.2010.5434053
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Synthesizers Transceivers GSM Personal communication networks Downlink Transmitters Packaging Ground penetrating radar CMOS technology
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A single-chip RF transceiver for quad-band GSM/GPRS applications

A single package transceiver for quad band EGPRS (GSM/GPRS/EDGE) class 12 applications

A low-cost quad-band single-chip GSM/GPRS radio in 90nm digital CMOS

A Fully Integrated Quad-Band GPRS/EDGE Radio in 0.13μm CMOS

A single-chip quad-band [850/900/1800/1900MHz] direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer

A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional-N synthesizer

A fully integrated zero-IF transceiver for GSM-GPRS quad band application

A quad-band receiver for GSM/GPRS/EDGE in 90 nm digital CMOS

A 0.13 $mu$ m CMOS Quad-Band GSM/GPRS/EDGE RF Transceiver Using a Low-Noise Fractional-N Frequency Synthesizer and Direct-Conversion Architecture

A quad-band class-39 RF CMOS receiver for evolved EDGE

Similar Documents

A single-chip RF transceiver for quad-band GSM/GPRS applications

A single package transceiver for quad band EGPRS (GSM/GPRS/EDGE) class 12 applications

A low-cost quad-band single-chip GSM/GPRS radio in 90nm digital CMOS

A Fully Integrated Quad-Band GPRS/EDGE Radio in 0.13μm CMOS

A single-chip quad-band [850/900/1800/1900MHz] direct conversion GSM/GPRS RF transceiver with integrated VCOs and fractional-N synthesizer

A single chip direct conversion CMOS transceiver for quad-band GSM/GPRS/EDGE and WLAN with integrated VCO's and fractional-N synthesizer

A fully integrated zero-IF transceiver for GSM-GPRS quad band application

A quad-band receiver for GSM/GPRS/EDGE in 90 nm digital CMOS

A 0.13 $mu$ m CMOS Quad-Band GSM/GPRS/EDGE RF Transceiver Using a Low-Noise Fractional-N Frequency Synthesizer and Direct-Conversion Architecture

A quad-band class-39 RF CMOS receiver for evolved EDGE