NDLI: A 40nm 16-core 128-thread CMT SPARC SoC processor

Content Provider	IEEE Xplore Digital Library
Author	Shin, J.L. Tam, K. Huang, D. Petrick, B. Pham, H. Changku Hwang Hongping Li Smith, A. Johnson, T. Schumacher, F. Greenhill, D. Leon, A.S. Strong, A.
Copyright Year	2010
Description	Author affiliation: Sun Microsystems, Santa Clara, CA, USA (Shin, J.L.; Tam, K.; Huang, D.; Petrick, B.; Pham, H.; Changku Hwang; Hongping Li; Smith, A.; Johnson, T.; Schumacher, F.; Greenhill, D.; Leon, A.S.; Strong, A.)
Abstract	This next generation of Chip Multithreaded (CMT) SPARC SoC processor, code named Rainbow Falls, doubles on-chip thread count over its predecessor the UltraSparc T2+. The chip offers high levels of integration and scalability with twice the number of cores, a larger L2 cache, and higher maximum I/O bandwidth, within the same power envelope. Sixteen 8-threaded enhanced SPARC cores (SPC) provide 128 threads in a single die, delivering the highest thread count for a general-purpose microprocessor. The new cache coherency further allows up to 4-way glueless systems with a total of 512 threads. Each core communicates with the unified 6MB L2 cache through a crossbar (CCX) delivering 461GB/s (Fig. 5.2.1). A gasket (CXG) is also introduced to manage the congestion and synchronization of the massive interconnect between the 16 cores and the crossbar. This facilitates a synchronized delay control between any core and any L2 bank for partial core product binning and testing.
Starting Page	98
Ending Page	99
File Size	4377426
Page Count	2
File Format	PDF
ISBN	9781424460335
ISSN	01936530
e-ISBN	9781424460366
DOI	10.1109/ISSCC.2010.5434030
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-02-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Clocks Bandwidth Decision feedback equalizers Random access memory Integrated circuit interconnections Logic testing Phase locked loops
Content Type	Text
Resource Type	Article
Subject	Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 40nm 16-core 128-thread $SPARC^{®}$ SoC processor

A teraBit/s-throughput, SerDes-based interface for a third-generation 16 core 32 thread chip-multithreading SPARC processor

A 28nm 3.6GHz 128 thread SPARC T5 processor and system applications

A 600 MHz NT3 network processor

Design and implementation of a FPGA chip FDP3P7

3.6GHz 16-core SPARC SoC processor in 28nm

Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARCs® Processor

A 10Gb/s receiver with linear backplane equalization and mixer-based self-aligned CDR

A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications

A 40nm 16-core 128-thread CMT SPARC SoC processor

Similar Documents

A 40nm 16-core 128-thread $SPARC^{®}$ SoC processor

A teraBit/s-throughput, SerDes-based interface for a third-generation 16 core 32 thread chip-multithreading SPARC processor

A 28nm 3.6GHz 128 thread SPARC T5 processor and system applications

A 600 MHz NT3 network processor

Design and implementation of a FPGA chip FDP3P7

3.6GHz 16-core SPARC SoC processor in 28nm

Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARCs® Processor

A 10Gb/s receiver with linear backplane equalization and mixer-based self-aligned CDR

A 2.488–11.2 Gb/s multi-protocol SerDes in 40nm low-leakage CMOS for FPGA applications

A 40nm 16-core 128-thread CMT SPARC SoC processor